SRAM with dynamically asymmetric cell

Details SRAM with dynamically asymmetric cell SRAM with dynamically asymmetric cell

2006-08-15

2006-08-15

Tran, Michael (Department: 2827)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S226000

Reexamination Certificate

active

07092280

ABSTRACT:
A CMOS static random access memory (SRAM) array with dynamically asymmetric cells, an integrated circuit (IC) chip including the SRAM and a method of accessing data in the SRAM. Each column of cells is connected to a pair of column supply lines supplying power to the column. During each SRAM access, a higher voltage is applied to one column supply line in each pair of the columns being accessed to unbalance cells in the columns being accessed. Unbalanced cells become asymmetric during accesses and the supply imbalance favors the data state being written/read.

REFERENCES:
patent: 5075887 (1991-12-01), Magome et al.
patent: 5773997 (1998-06-01), Stiegler
patent: 6775186 (2004-08-01), Eshel
patent: 6801463 (2004-10-01), Khellah et al.

Affiliated with

Also associated with

Rating

SRAM with dynamically asymmetric cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM with dynamically asymmetric cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM with dynamically asymmetric cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3712255