SRAM bus architecture and interconnect to an FPGA

Details SRAM bus architecture and interconnect to an FPGA SRAM bus architecture and interconnect to an FPGA

2007-03-20

2008-10-28

Auve, Glenn A (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S100000, C710S107000, C710S305000, C365S185040, C365S185110, C326S037000, C326S038000, C326S039000, C711S104000

Reexamination Certificate

active

07444456

ABSTRACT:
An SRAM bus architecture includes pass-through interconnect conductors. Each of the pass-through interconnect conductors is connected to routing channels of the general interconnect architecture of the FPGA through an element which includes a pass transistor connected in parallel with a tri-state buffer. The pass transistors and tri-state buffers are controlled by configuration SRAM bits. Some of the pass-through interconnect conductors are connected by programmable elements to the address, data and control signal lines of the SRAM blocks, while other pass through the SRAM blocks with out being further connected to the SRAM bussing architecture.

REFERENCES:
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5737766 (1998-04-01), Tan
patent: 5838165 (1998-11-01), Chatter
patent: 5933023 (1999-08-01), Young
patent: 6049223 (2000-04-01), Lytle et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6356110 (2002-03-01), Reddy et al.
patent: 6400635 (2002-06-01), Ngai et al.
patent: 6556502 (2003-04-01), Ngai et al.
patent: 7109744 (2006-09-01), Shumarayev et al.
patent: 7135888 (2006-11-01), Hutton et al.
patent: 7146441 (2006-12-01), Plants
patent: 7193437 (2007-03-01), Cappelli et al.
patent: 7213091 (2007-05-01), Plants
“Challenges in the packaging of an eight way server” by Aldridge T. V. (abstract only) Publication Date: Oct. 25-27, 1999.
“The design of a SRAM-based field-programmable gate array—Part II; Circuit design and layout” by Chow et al. (abstract only) Publication Date: Sep. 1999.

Affiliated with

Also associated with

Rating

SRAM bus architecture and interconnect to an FPGA does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM bus architecture and interconnect to an FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM bus architecture and interconnect to an FPGA will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3994345