Static information storage and retrieval – Read/write circuit – For complementary information
Reexamination Certificate
2007-01-30
2007-01-30
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Read/write circuit
For complementary information
C365S208000, C327S051000
Reexamination Certificate
active
11055416
ABSTRACT:
A CMOS static random access memory (SRAM) and a bit select for the SRAM. The bit select includes a dual single-ended sense receiving a difference signal on a bit line pair and selectively sensing signals developing on each bit line independently of the other. Single ended outputs from the dual-ended sense are provided to an output driver. The output driver provides a pair of selectively-complementary output signals.
REFERENCES:
patent: 5850359 (1998-12-01), Liu
patent: 6608786 (2003-08-01), Somasekhar et al.
patent: 6801463 (2004-10-01), Khellah et al.
patent: 2005/0128844 (2005-06-01), Yamagami
Chan Yuen H.
Charest Timothy J.
Joshi Rajiv V.
Pelella Antonio
International Business Machines - Corporation
Karra, Esq. Satheesh K.
Law Office of Charles W. Peterson, Jr.
Mai Son L.
Percello, Esq. Louis J.
LandOfFree
SRAM and dual single ended bit sense for an SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SRAM and dual single ended bit sense for an SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM and dual single ended bit sense for an SRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3804568