Split transaction snooping bus protocol

Details Split transaction snooping bus protocol Split transaction snooping bus protocol

1996-07-01

1999-06-08

An, Meng-Ai T.

G06F 1300

Patent

active

059110520

ABSTRACT:
A split transaction snooping bus protocol and architecture is provided for use in a system having one or many such buses. Circuit boards including CPU or other devices and/or distributed memory, data input/output buffers, queues including request tag queues, coherent input queues ("CIQ"), and address controller implementing address bus arbitration plug-into one or more split transaction snooping bus systems. All devices snoop on the address bus to learn whether an identified line is owned or shared, and an appropriate owned/shared signal is issued. Receipt of an ignore signal blocks CIQ loading of a transaction until the transaction is reloaded and ignore is deasserted. Ownership of a requested memory line transfers immediately at time of request. Asserted requests are queued such that state transactions on the address bus occur atomically logically without dependence upon the request. Subsequent requests for the same data are tagged to become the responsibility of the owner-requestor. A subsequent requestor's activities are not halted awaiting grant and completion of an earlier request transaction. Processor-level cache changes state upon receipt of transaction data. A single multiplexed arbitration bus carries address bus and data bus request transactions, which transactions are each two-cycles in length.

REFERENCES:
patent: 4648029 (1987-03-01), Cooper et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5404489 (1995-04-01), Woods et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5440698 (1995-08-01), Sindu et al.
patent: 5490253 (1996-02-01), Laha et al.
patent: 5535340 (1996-07-01), Bell et al.
patent: 5535345 (1996-07-01), Fisch et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5652859 (1997-07-01), Mulla et al.
patent: 5657472 (1997-08-01), Van Loo et al.
Fenwick, D.M., et al., "The AlphaSaver 800 Series: High-End Server Platform Development," Digital Technical Journal, 7(1):43-65 (1995).
Galles, M., "The Challenge Interconnect: Design of a 1.2 GB/s Coherent Multiprocessor Bus," Silicon Graphics Computer Systems Brochure (Jul. 12, 1993) pp. 1.1.1-1.1.7.
Sindhu, P., et al., "XDBus: A High-Performance, Consistent, Packet-Switched VLSI Bus," to appear in Compcon (Spring 1993), San Francisco (Feb. 1993).

Affiliated with

Also associated with

Rating

Split transaction snooping bus protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split transaction snooping bus protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split transaction snooping bus protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1687900