Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1999-08-31
2002-03-19
Vo, Don N. (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S536000
Reexamination Certificate
active
06359947
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to systems, and more particularly, to a buffer for use with a charge pump.
BACKGROUND OF THE INVENTION
There has been a trend toward lowering the power requirements of personal computers and other electronic devices, including mobile electronic systems. In order to reduce power consumption, much of the integrated circuitry used in personal computers is being redesigned to run at lower voltage supply levels. For example, many components that were previously designed to work with a 5 volt supply have been redesigned to work with a 3.3 volt supply. Some newer products, and many in development, have even lower supply voltages, which, in many cases, may be below 2 volts. Scaling of process technology is a key factor for power supply reduction due to reliability.
While supply voltages are being reduced, higher voltages may continue to be used for some computer system features. For example, a flash electrically erasable programmable memory (EEPROM) may be used in some computer systems to store the basic input/output system (BIOS) or as a random access memory storage device in various electronic systems. Flash memory devices typically use a much higher voltage and higher internal power for programming and erasing data than can be provided directly by an external low voltage power supply.
For example, a negative gate erase technique may be used for some flash EEPROM arrays to reduce the amount of current, and thus, power, during an erase operation. The negative gate erase technique uses a large negative voltage (typically minus nine or ten volts) at the gate terminal of the memory deviced and Vcc at the source terminal.
To supply the desired negative voltage for a negative gate erase operation, a negative charge pump may be used. One type of negative charge pump is described in U.S. Pat. No. 5,532,915 to Pantelakis et al. and assigned to the assignee of the present invention.
The charge pump of Pantelakis has a drawback, however. At supply voltages below a given level, when p-type (also referred to as p-channel) transistors of Pantelakis are turned on, they may operate in a region in which the transistors experience a measurable threshold voltage drop. If the p-type transistors of Pantelakis are not “fully turned on” such that there is effectively no threshold voltage drop across them when they are operating, additional stages may be required to achieve the same pumped output voltage. Further, the current provided by the charge pump of Pantelakis will be reduced.
If the supply voltage drops below the threshold voltage of one or more of the p-channel transistors, one or more of the transistors may not even be turned on when desired. For example, if the threshold voltage of a series connected p-channel transistor is more than the gate source swing, which is equal to the external power supply, due to body effect, the transistor will not turn on adequately. In such a case, the negative pumped voltage may not be passed from one stage of the p-channel device to the next stage. In other words, below a given supply voltage, the negative charge pump of Pantelakis may not work.
SUMMARY OF THE INVENTION
A split clock buffer for providing clock signals to a negative charge pump is described. The split clock buffer receives a first phase and a second phase of the clock signal, pumps the voltage level of the first phase from a first voltage level to a second voltage level. Then, the buffer outputs the pumped first phase to a boot node of the negative charge pump, and outputs the second phase to a pump node of the negative charge pump.
Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 5394027 (1995-02-01), Park
patent: 5414669 (1995-05-01), Tedrow et al.
patent: 5442586 (1995-08-01), Javanifard et al.
patent: 5455794 (1995-10-01), Javanifard et al.
patent: 5483486 (1996-01-01), Javanifard et al.
patent: 5524266 (1996-06-01), Tedrow et al.
patent: 5532915 (1996-07-01), Pantelakis et al.
patent: 5553030 (1996-09-01), Tedrow et al.
patent: 5553295 (1996-09-01), Pantelakis et al.
patent: 5589793 (1996-12-01), Kassapian
patent: 5602794 (1997-02-01), Javanifard et al.
patent: 5612921 (1997-03-01), Chang et al.
patent: 5734290 (1998-03-01), Chang et al.
patent: 5754476 (1998-05-01), Caser et al.
patent: 5801577 (1998-09-01), Taillet
patent: 5818289 (1998-10-01), Chevallier et al.
patent: 5821805 (1998-10-01), Jinbo
patent: 5973979 (1999-10-01), Chang et al.
patent: 6166440 (2000-12-01), Javanifard et al.
patent: 0 678 970 (1995-10-01), None
International Search Report in connection with International Application No. PCT/US00/22793 (4 pages).
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Vo Don N.
LandOfFree
Split clock buffers for a negative charge pump does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Split clock buffers for a negative charge pump, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split clock buffers for a negative charge pump will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2855942