Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1995-06-21
1999-10-05
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Processing control
Branching
712207, 712237, G06F 938
Patent
active
059616377
ABSTRACT:
A computer system for executing branch instructions and a method of executing branch instructions are described. Tow instruction fetchers respectively fetch a sequence of instructions from memory for execution and a sequence of instructions commencing from a target location identified by a set branch instruction in a sequence of instructions being executed. When an effect branch signal is generated, the target instructions are next executed, and the fetcher which was fetching the instructions for execution commences fetching of the target instructions. The effect branch signal is generated separately from the set branch instruction. In another aspect, the effect branch signal is generated on execution of a conditional effect branch instruction, located at the point in the instruction sequence where the branch is to be taken.
REFERENCES:
patent: 3551895 (1970-12-01), Driscoll, Jr.
patent: 3577189 (1971-05-01), Cocke et al.
patent: 5615386 (1997-03-01), Amerson et al.
Computer Architecture: A Quantitative Approach, David A. Patterson, et al., pp. 265-270 (Chapter 6, Sectopm 4) date unknown.
European Search Report from United Kingdom Patent Applicaton No. 9412487.2, filed Jun. 22, 1994.
International Journal Of Mini And Microcomputers, vol. 11, No. 1, 1989, Calgary, California US, pp. 13-17 Cortadella and Llaberia "Making Branches Transparent To the Execution Unit".
Proceedings 4th MIT Conference: Advanced Research In VLSI, Apr. 7, 1986, Cambridge, MA, US pp. 73-88, Plaszkun and Farrens "An Instruction Cache Designs For Use With a Delayed Branch".
IBM Technical Disclosure Bulletin, vol. 14, No. 12, May 1972, New York, US, pp. 3599-3611, Beebe et al "Instruction Sequencing Control".
IEEE Computer, Farrens et al., "Implementation of the PIPE Processor," Jan. 1991, pp. 69-70.
Appelbe et al., Hoisting Branch Conditions--Improving Super-Scalar Processor Performance, College of Computing, School of Electrical and Computer Engineering, Georgia Institute of Technology, date unknown.
Sidwell Nathan M.
Sturges Andrew C.
Ellis Richard L.
SGS-Thomson Microelectronics Limited
LandOfFree
Split branch system utilizing separate set branch, condition and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Split branch system utilizing separate set branch, condition and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split branch system utilizing separate set branch, condition and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1165481