Speculative memory command preparation for low latency

Details Speculative memory command preparation for low latency Speculative memory command preparation for low latency

2001-06-25

2003-09-23

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S140000, C711S167000, C711S168000

Reexamination Certificate

active

06625707

ABSTRACT:

FIELD OF THE INVENTION
The field of the invention relates to preparation of main memory read commands and more particularly to speculative read command preparation.
BACKGROUND OF THE INVENTION
Low access latency is key to good microprocessor performance. The memory hierarchy of cache and dynamic random access memory (DRAM) is useful to help hide the relatively long latency of main memory. However, if the information sought by the microprocessor is not present in one of the caches, the microprocessor may stall while waiting for the request to return from the DRAM.
In a state of the art computer system, having both a first and second level cache as well as a main memory, an information request from the microprocessor is typically handled in the following manner. If a level one cache lookup fails, then a request is sent to a level two cache controller. A level two cache lookup is then performed. If the level two cache lookup fails then the request is finally sent to the main memory controller, which then forwards the request to main memory. Under this scenario, the potential for a main memory stall is great.
An alternate prior art approach has been to send a memory request to the main memory in parallel to the sending of a cache lookup request. The main memory is searched concurrently to the performance of the cache lookup. Although this approach can reduce latency, it has major drawbacks. Most significantly, it prevents other agents from accessing main memory and consumes bus bandwidth. In the event that the cache lookup is successful, then the energy and time spent to search main memory is wasted.
There is, therefore, a need for reducing main memory latency without generating many wasted memory transactions by preparing a speculative main memory read command.


REFERENCES:
patent: 3896419 (1975-07-01), Lange et al.
patent: 6226722 (2001-05-01), Shippy et al.

Affiliated with

Also associated with

Rating

Speculative memory command preparation for low latency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Speculative memory command preparation for low latency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speculative memory command preparation for low latency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3039840