Speculative bus arbitrator and method of operation

Details Speculative bus arbitrator and method of operation Speculative bus arbitrator and method of operation

2001-06-08

2004-07-13

Ray, Gopal C. (Department: 2181)

Electrical computers and digital data processing systems: input/

Access arbitrating

C710S107000

Reexamination Certificate

active

06763415

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
The present invention is generally directed to a high-throughput bus architecture for use in a SOC device or other large integrated circuit (IC) and, in particular, to a speculative bus arbiter for use in a high-throughput bus architecture.
BACKGROUND OF THE INVENTION
In recent years, there have been great advancements in the speed, power, and complexity of integrated circuits, such as application specific integrated circuit (ASIC) chips, random access memory (RAM) chips, microprocessor (uP) chips, and the like. These advancements have made possible the development of system-on-a-chip (SOC) devices. A SOC device integrates into a single chip many of the components of a complex electronic system, such as a wireless receiver (i.e., cell phone, a television receiver, and the like). SOC devices greatly reduce the size, cost, and power consumption of the system.
However, SOC designs are pushing the limits of existing interconnect topologies and diagnostic capabilities. Many SOC devices, including microprocessors, use a variety of shared tri-state buses (e.g., XBus, fast XBus, PCI, and fast PCI). Currently there are no standard bus topologies and no easy way to mix and match designs for quick integration. In addition, with no consistent bus model, there are no consistent debugging, power management, or validation standards. The existing bus topologies are not scalable and do not support the demanding needs for higher bandwidth, isochronous data, and scalable peripherals.
These problems stem, in part from the lack of a standard interconnect for high-performance devices, such as the central processing unit (CPU) or processor core, 2D/3D graphics blocks, MPEG decoding blocks, 1394 bus controller, and the like. As device requirements exceed existing bus capabilities, either new derivative buses are created or non-Universal Memory Architecture (non-UMA) solutions are used. These ad-hoc non-standard interfaces preclude the reuse of technology improvements between products.
Another weakness in current bus topologies is the lack of a generalized UMA interface. Allowing multiple devices to use the same unified memory reduces system cost. However, the UMA devices must not adversely effect the processor access latency. Another limitation in many data processing devices is the chip-to-chip peripheral component interface (PCI) bus. Using a chip-to-chip PCI bus limits bandwidth and the possibility of implementing chip-to-chip UMA devices.
Existing bus architectures do not support technology reuse as memory bandwidth increases with new memory speeds and technologies (e.g., SDRAM-166). A new bus standard must support bandwidth matching between older, lower bandwidth devices and newer, higher bandwidth devices. In addition to bandwidth matching, clock matching must be addressed when mixing bus architectures.
New input/output (I/O) standards, such as 1394 and USB, create real-time isochronous data streams which need guaranteed bandwidths and latencies. Most bus topologies do not adequately support these isochronous requirements. Mixing isochronous data, low latency access, and high-bandwidth UMA peripherals requires a new full-featured bus topology.
Peer-to-peer communication is optimal for data streams such as VIP, 1394 and MPEG transport layer. Using peer-to-peer, memory and CPU interactions can be avoided. In addition, data traffic between the CPU and a graphics rendering block requires high bandwidth peer-to-peer communication. A new interconnect bus topology must provide common test strategies, power management, diagnostic and clocking interfaces to address design reuse. Also, a new bus topology must address reuse of legacy bus technologies. It is unreasonable to expect device manufacturers to re-code existing devices to conform to a new standard. Existing PCI and XBus blocks must be able to fit in the new topology with minimal modification.
In any complex bus architecture, a bus arbiter is used to determine which of several bus devices is given priority over other bus devices when multiple bus access requests are received. However, conventional bus arbitration techniques often result in bus latencies that reduce overall bus throughput. In such an architecture, when the bus interface device receives a request from a requesting bus device, it must arbitrate between competing requests to determine which of several bus requests and target devices has the highest priority. When the highest priority device has been determined, the bus interface device must then calculate or otherwise determine the final address of the target bus device to which the request is directed. This two-step process reduces overall bus throughput.
Therefore, there is a need in the art for an improved bus architecture for system-on-a-chip (SOC) devices and other large scale integrated circuits. In particular, there is a need for a bus architecture that maximizes bus throughput by minimizing bus arbitration latencies.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the prior art, it is a primary object of the present invention to provide a bus interface unit for transferring data between a plurality of bus devices. According to an advantageous embodiment of the present invention, the bus interface unit comprises: 1) a destination prediction circuit capable of predicting a predicted destination bus device associated with a first incoming bus access request received from a requesting one of the plurality of bus devices; 2) an arbitration circuit coupled to the destination prediction circuit and capable of arbitrating the first incoming bus access request based on the predicted destination bus device; and 3) an address determination circuit capable of calculating an actual destination bus device at least partially simultaneously with the arbitration of the first incoming bus access request and determining if the calculated actual destination bus device matches the predicted destination bus device.
According to one embodiment of the present invention, the bus interface unit, in response to a determination that the calculated actual destination bus device matches the predicted destination bus device, transmits the first incoming bus access request to the predicted destination bus device.
According to another embodiment of the present invention, the arbitration circuit, in response to a determination that the calculated actual destination bus device does not match the predicted destination bus device, re-arbitrates the first incoming bus access request based on the calculated actual destination bus device.
According to still another embodiment of the present invention, the destination prediction circuit predicts the predicted destination bus device based on a previous bus access request received from the requesting bus device.
According to yet another embodiment of the present invention, the destination prediction circuit predicts the predicted destination bus device based on a destination address in the previous bus access request received from the requesting bus device.
The foregoing has outlined rather broadly the features and technical advantages of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features and advantages of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they may readily use the conception and the specific embodiment disclosed as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.
Before undertaking the DETAILED DESCRIPTION OF THE INVENTION below, it may be advantageous to set forth definitions of certain words and phrases used throughout this patent document: the terms “include” and “comprise,” as well as derivatives thereof, mean inclusion without l

Affiliated with

Also associated with

Rating

Speculative bus arbitrator and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Speculative bus arbitrator and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speculative bus arbitrator and method of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3247345