Electrical computers and digital processing systems: memory – Address formation – Generating prefetch – look-ahead – jump – or predictive address
Reexamination Certificate
2004-11-01
2010-11-09
Nguyen, Than (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Generating prefetch, look-ahead, jump, or predictive address
C711S201000, C711S204000, C711S220000
Reexamination Certificate
active
07831799
ABSTRACT:
An improved address translation method and mechanism for memory management in a computer system is disclosed. A segmentation mechanism employing segment registers maps virtual addresses into a linear address space. A paging mechanism optionally maps linear addresses into physical or real addresses. Independent protection of address spaces is provided at each level. Information about the state of real memory pages is kept in segment registers or a segment register cache potentially enabling real memory access to occur simultaneously with address calculation, thereby increasing performance of the computer system.
REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al.
patent: 4084225 (1978-04-01), Anderson et al.
patent: 4084255 (1978-04-01), Casasent et al.
patent: 4128875 (1978-12-01), Thurber et al.
patent: 4400774 (1983-08-01), Toy
patent: 4897783 (1990-01-01), Nay
patent: 4926323 (1990-05-01), Baror et al.
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5165028 (1992-11-01), Zulian
patent: 5255377 (1993-10-01), Feldman
patent: 5321836 (1994-06-01), Crawford et al.
patent: 5335333 (1994-08-01), Hinton et al.
patent: 5423014 (1995-06-01), Hinton et al.
patent: 5442775 (1995-08-01), Whitted, III et al.
patent: 5517651 (1996-05-01), Huck et al.
patent: 5530824 (1996-06-01), Peng
patent: 5577219 (1996-11-01), Timko et al.
patent: 5583806 (1996-12-01), Widigen et al.
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5596739 (1997-01-01), Kane et al.
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5623619 (1997-04-01), Witt
patent: 5652872 (1997-07-01), Richter et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5781753 (1998-07-01), McFarland et al.
patent: 5860154 (1999-01-01), Abramson et al.
patent: 5878245 (1999-03-01), Johnson et al.
patent: 5881275 (1999-03-01), Peleg et al.
patent: 5895503 (1999-04-01), Belgard
patent: 5900022 (1999-05-01), Kranich
patent: 5960466 (1999-09-01), Belgard
patent: 5961580 (1999-10-01), Mahalingaiah
patent: 6226733 (2001-05-01), Belgard
patent: 6240424 (2001-05-01), Hirata
patent: 6430668 (2002-08-01), Belgard
patent: 6813699 (2004-11-01), Belgard
patent: 066565 (1995-08-01), None
patent: 0 668 565 (2002-07-01), None
Chiueh, T. et al., Eliminating the Address Translation Bottleneck for Physical Address Cache, Proceedings of the fifth international conference on Architectural Support for Programming Languages and Operating Systems, pp. 137-148, Oct. 1992.
“U5S 486 Green CPU,” United Microelectronics Corporation, 1994-95, pp. 3-1 to 3-26.
“Intel Microprocessors,” vol. 1, Intel Corporation, 1993, pp. 2-229 to 2-287.
“Computer Architecture A Quantitative Approach,” Hennessey and Patterson, pp. 432-497 (1990).
Hua, A. et al., “Early Resolution of Address Translation in Cache Design,” Proc. of Int'l Conf. on Computer Designs, Oct. 1990, pp. 408-412.
“DPS-8 Assembly Instructions,” Honeywell Corporation, Apr. 1980, Chapters 3 and 5.
“The Multics System,” Elliot Organick, 1972, pp. 6-7, 38-51.
T.M.Austin, D.N. Pnevmatikos, G.S. Sohi, “Streamlining Data Cache Access with Fast Address Calculation,” In 22nd International Symposium on Computer Architecture, 1995, pp. 369-380.
J. Bradley Chen, Anita Borg, and Norman P. Jouppi, “A Simulation Based Study of TLB Performance,” in Proc. 19th ISCA. ACM, 1992, 32 pages.
Margulis, “i860 Microprocessor Internal Architecture,” Microprocessors and Microsystems, vol. 14, No. 2, pp. 89-96 (Mar. 1990).
McGeady, “The i960CA SuperScalar Implementation of the 80960 Architecture,” IEEE, pp. 232-240 (1990).
Popescu et al, “The Metaflow Architecture,” IEEE Micro, vol. 11, No. 3, pp. 10-13, 63-73 (Jun. 1991).
Intrater et al, “A Superscalar Microprocessor,” IEEE Proceedings of the 17th Convention of Electrical & Electronics Engineers in Israel, pp. 267-270 (Mar. 1991).
Melear, “The Design of the 88000 RISC Family,” IEEE Micro, vol. 9, No. 2, pp. 26-38 (Apr. 1989).
Colwell et a.l, “A VLIW Architecture for a Trace Scheduling Compiler,” Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 180-192 (Oct. 1987).
Slater, Michael, “AMD's K5 Designed to Outrun Pentium,” Microprocessor Report, vol. 8, No. 14, pp. 1-7 (Oct. 24, 1994).
*Chiueh et al., “Eliminating the Address Translation Bottleneck for Physical Address Cache,” Proceedings of the fifth international conference on Architectural Support for Programming Languages and Operating Systems, pp. 137-148, Oct. 1992.
*King, A., Inside Windows 95 , Microsoft Pr, pp. 45-54 Oct. 1994.
*Plambeck, K. “Concepts of Enterprise Systems Architecture/370,” IBM Systems Journal, vol. 28, No. 1, pp. 39-61, 1989.
*Hua, K. et al., “Early Resolution of Address Translation in Cache Design,” Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 408-412, Sep. 1990.
*Dally, W., “A Fast Translation Method for Paging on Top of Segmentation”, IEEE Trans. On Computers, vol. 41, No. 2, pp. 247-250, Feb. 1992.
*Transmeta Corporation's Responses to Intel Corporation's First Set of Interrogatories (Nos. 1-20),Transmeta Corp.v.Intel Corp., Case No. 06-633 (GMS), District of Delaware, pp. 1-7, 41 and exhibits 3 and 10.
*Transmeta Corporation's Responses to Intel Corporation's First Set of Interrogatories (Nos. 1-20),Transmeta Corp.v.Intel Corp., Case No. 06-633 (GMS), District of Delaware, pp. 1-7, 41 and exhibit 4.
*Transmeta Corporation's Responses to Intel Corporation's First Set of Interrogatories (Nos. 1-20),Transmeta Corp. v.Intel Corp., Case No. 06-633 (GMS), District of Delaware, pp. 1-7, 41 and exhibits 2 and 10.
*Transmeta Corporation's Responses to Intel Corporation's First Set of Interrogatories (Nos. 1-20),Transmeta Corp.v.Intel Corp., Case No. 06-633 (GMS), District of Delaware, pp. 1-7, 41 and exhibit 5.
Request for Ex Parte Reexamination in U.S. Pat No. 5,895,503 (Jun. 15, 2007).
Request for Ex Parte Reexamination in U.S. Pat. No. 6,226,733 (Jun. 21, 2007).
Request for Inter Partes Reexamination in U.S. Pat. No. 6,430,668 (Jun. 8, 2007).
Request for Inter Partes Reexamination in U.S. Pat. No. 6,813,699 (Jun. 18, 2007).
Austin et al, “Streamlining Data Cache Access with Fast Address Calculation,” In 22nd International Symposium on Computer Architecture, 1995; 12 pages, Jun. 22, 1995.
Chen et al, “A Simulation Based Study of TLB Performance,” In Proc. 19th ISCA.ACM, 1992, 32 pages.
“U5S 4886 Green CPU,” United Microelectronics Corporation, 994-95, pp. 3-1 to 3-26.
“Intel Microprocessors,” vol. 1, Intel Corporation, 1993, pp. 2-229 to 2-287.
Hennessey and Patterson, “Computer Architecture A Quantitative Approach,” pp. 432-497 (1st Ed. 1990).
Hennessey and Patterson, “Computer Architecture A Quantitative Approach,” pp. 432-497 (2nd Ed. 1996).
“DPS-8 Assembly Instructions,” Honeywell Corporation, Apr. 1980, Chapters 3 and 5.
Organick, Elliot, “The Multics System,” 1972, pp. 6-7, 38-51.
Duncan, R., “Application Development Using OS/2.20's Memory Management,” PC Magazine, vol. 9, No. 14, pp. 435-440, Aug. 1990.
Bowen, et al, “A Virtual Memory Translation Mechanism to Support Checkpoint and Rollback Recovery,” ACM, pp. 890-899, 1991.
Carter, et al “Hardware Support for Fast Capability-based Addressing,” ACM, pp. 319-327, 1994.
Denning, P., “Virtual Memory,” Computing Surveys, vol. 2, No. 3, pp. 153-189, Sep. 1970.
Lai et al, “A Memory Management Unit and Cache Controller for the MARS system,” IEEE, pp. 200-208.
Peitrek, M., “Understanding Windows 95 Memory Management,” Microsoft Systems Journal, vol. 10, No. 4, pp. 19-32, Apr. 1995.
Taylor et al, “The TLB Slice—A Low-Cost High-Speed A
Nguyen Than
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Speculative address translation for processor using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Speculative address translation for processor using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speculative address translation for processor using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4252358