Specifying lanes for SAS wide port connections

Details Specifying lanes for SAS wide port connections Specifying lanes for SAS wide port connections

2011-03-22

2011-03-22

Zaman, Faisal M (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S300000

Reexamination Certificate

active

07913023

ABSTRACT:
The optimal lanes of at least one SAS wide port for the data connection are discovered. The allowable lanes for the data connection within the SAS wide ports of each level of the SAS domain are specified. The specified allowable lanes for the data connection are checked. The data connection is created on the specified allowable lanes.

REFERENCES:
patent: 6598106 (2003-07-01), Grieshaber et al.
patent: 7035952 (2006-04-01), Elliott et al.
patent: 7171500 (2007-01-01), Day et al.
patent: 7437462 (2008-10-01), Marks et al.
patent: 7529877 (2009-05-01), Bashford et al.
patent: 7536584 (2009-05-01), Davies et al.
patent: 7668925 (2010-02-01), Liao et al.
patent: 7707338 (2010-04-01), Walch et al.
patent: 2005/0071532 (2005-03-01), Bakke et al.
patent: 2005/0138221 (2005-06-01), Marushak
patent: 2006/0031612 (2006-02-01), Bashford et al.
patent: 2006/0101171 (2006-05-01), Grieff et al.
patent: 2006/0194386 (2006-08-01), Yao et al.
patent: 2007/0005862 (2007-01-01), Seto
patent: 2007/0028062 (2007-02-01), Radhakrishnan et al.
patent: 2007/0198761 (2007-08-01), Duerk et al.
patent: 2007/0220204 (2007-09-01), Nakajima et al.
patent: 2007/0276981 (2007-11-01), Atherton et al.
patent: 2008/0104264 (2008-05-01), Durek et al.
patent: 2008/0120687 (2008-05-01), Johnson
patent: 2008/0162773 (2008-07-01), Clegg et al.
patent: 2008/0183937 (2008-07-01), Cagno et al.
patent: 2009/0006697 (2009-01-01), Doherty et al.
patent: 1796003 (2007-06-01), None
patent: 2006072636 (2006-03-01), None
patent: 2009181317 (2009-08-01), None
patent: 2009187399 (2009-08-01), None
patent: 2010061663 (2010-03-01), None
patent: 2010061666 (2010-03-01), None
patent: WO 2007001728 (2007-01-01), None
patent: WO 2007146515 (2007-12-01), None
patent: WO2008045457 (2008-04-01), None
Czekalski, Marty, “Serial Attached SCSI Architecture”, May 20, 2003, SCSI Trade Association, retrieved from the Internet at http://www.scsita.org/aboutscsi/sas/SAS—Architecture—Overview.pdf on Oct. 21, 2010, pp. 1-13.
LoBue et al., “Surveying Today's Most Popular Storage Interfaces,” Dec. 2002, Computer, vol. 35, No. 12, pp. 48-55.
Na et al., “Link analysis and design of high speed storage buses in backplane and cabling environments,”, Jun. 1-4, 2010, 2010 Proceedings of the Electronic Components and Technology Conference (ECTC), pp. 1929-1934.
Liao et al., “Managing Access Control Through SAS Zoning”, Sep. 2005, PMC-Sierra, Inc., Document No. PMC-2051469, Issue 1, pp. 1-19.
Robert C. Elliott: “Serial Attached SCSI (SAS)”, Working Draft American National Standard; Revision 5, Jul. 9, 2003.
Microsoft: “How Network Load Balancing Works”; TechNet, Jan. 21, 2005; URL:http://technet.microsoft.com/en-us/lib (retrieved from internet Nov. 20, 2009).

Affiliated with

Also associated with

Rating

Specifying lanes for SAS wide port connections does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Specifying lanes for SAS wide port connections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Specifying lanes for SAS wide port connections will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2721488