Source triggered transaction blocking

Details Source triggered transaction blocking Source triggered transaction blocking

2006-04-11

2006-04-11

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S110000, C710S240000

Reexamination Certificate

active

07028115

ABSTRACT:
A system may include at least a first agent and a second agent, and the first agent may be coupled to receive a block signal generated by the second agent. The block signal is indicative of whether or not the second agent is capable of participating in transactions. The first agent initiates or inhibits initiation of a transaction for which the second agent is a participant responsive to the block signal. The system may include additional agents, each configured to generate independent block signals. Other implementations may share block signals among two or more agents. For example, a memory block signal indicative of memory transactions being blocked or not blocked and an input/output (I/O) block signal indicative of I/O transactions being blocked or not blocked may be employed. In yet another implementation, a first agent may provide separate block signals to other agents.

REFERENCES:
patent: 5778414 (1998-07-01), Winter et al.
patent: 6021451 (2000-02-01), Bell et al.
patent: 6076132 (2000-06-01), Chen
patent: 6092137 (2000-07-01), Huang et al.
patent: 6141715 (2000-10-01), Porterfield
patent: 6157623 (2000-12-01), Kerstein
patent: 6237055 (2001-05-01), Trieu et al.
patent: 6262594 (2001-07-01), Cheung et al.
patent: 6275885 (2001-08-01), Chin et al.
patent: 6321309 (2001-11-01), Bell et al.
patent: 6457077 (2002-09-01), Kelley et al.
patent: 6611906 (2003-08-01), McAllister et al.
patent: 6678767 (2004-01-01), Cho et al.
patent: 6704409 (2004-03-01), Dilip et al.
patent: 00/30322 (2000-05-01), None
patent: 00/52879 (2000-09-01), None
Halfhill, “SiByte Reveals 64-Bit Core for NPUs,” Microprocessor Report, Jun. 2000, pp. 45-48.
Pentium® Pro Family Developer's Manual, vol. 1:Specifications, Chapter 4, pp. 1-18, 1996.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
“ATLAS I: A Single-Chip, Gigabit ATM Switch with HIC/HS Links and Multi-Lane Back-Pressure,” Katevenis, et al., IPC Business Press LTD., Long, GB, vol. 21, No. 7-8, Mar. 30, 1998, XP004123981, 5 pages.
“An Introductory VHDL Tutorial: Chapter 1—An Introduction and Background,” 1995, Green Mountain Computing Systems, XP002212233, 2 pages.

Affiliated with

Also associated with

Rating

Source triggered transaction blocking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Source triggered transaction blocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source triggered transaction blocking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3536127