Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
1997-05-06
2001-03-27
Yoo, Do Hyun (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C714S700000, C713S400000, C713S401000, C713S503000, C711S118000
Reexamination Certificate
active
06209072
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of computer architecture; more particularly, the present invention relates to interface between a master device and multiple slave devices.
BACKGROUND OF THE INVENTION
In prior processor-cache configurations, the cache memory receives the same clock signal as the processor. Timings between the processor and cache were standard synchronous relationships. The timing relationships are described by the following equations.
Maximum delay time must be considered when determining the clock period for a circuit. The clock period is given by the following equation:
t
p
≧t
cd(max)
+t
ft(max)
+t
su
+t
cksk
where t
p
represents the clock period, t
cd(max)
represents the maximum clock to signal delay time, t
ft(max)
represents the maximum flight time for a given signal, t
su
represents the required signal set up time, and t
cksk
represents clock skew.
Hold time is determined using the following equation:
t
cd(min)
+t
ft(min)
≧t
h
+t
cksk
where t
cd(min)
represents the minimum clock to signal delay time, t
ft(min)
represents minimum flight time, t
h
represents the required hold time and t
cksk
represents clock skew.
Above a certain frequency, it is impossible to satisfy both equations because of the delay introduced by skew and the relationship between t
cd(min)
/t
cd(max)
and t
su
/t
h
.
It is possible to extend the frequency of operation beyond the limit of these equations by using source synchronous signaling. In source-synchronous signaling, timing information is passed with signals to compensate for t
cd
and t
ft
terms. Maximum frequency of operation is limited by the t
su
/t
h
window, the ability to control signal skews, and the ability to manage signal integrity.
In the prior art, source-synchronous signaling has been used in asynchronous system interfaces and with a lower frequency common clock. The present invention discloses another method to use source-synchronous signaling for a high speed memory interface. It is based on the assumption that memory is always a slave device accessed by a master device (i.e., the controller). By allowing the time base to track system delays, it is possible to maximize the signaling rate with minimal latency impact. For purposes of description, the controller is assumed to be in a CPU controlling a cache memory; however, it may also be used in any other master/slave interface. Because the delay accumulates around the loop from CPU to cache and back to CPU, the CPU must wait for maximum loop delay time (rounded to the next clock) and a deskew latch must hold data to account for the minimum loop delay time.
SUMMARY OF THE INVENTION
A source synchronous interface between a master device and slave device is described. A master device having a plurality of deskew latches is coupled to a slave device via a bus. The master device communicates commands and first timing information to the slave device via the bus. In response, the slave device communicates data and second timing information to the master device via the bus. When data is communicated from the slave device to the master device, the data is stored in one of the plurality of deskew latches until accessed by the master device.
REFERENCES:
patent: 3766532 (1973-10-01), Liebel, Jr.
patent: 4141067 (1979-02-01), McLagen
patent: 4323967 (1982-04-01), Peters et al.
patent: 4342069 (1982-07-01), Link
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4965793 (1990-10-01), Polzin et al.
patent: 4969122 (1990-11-01), Jensen
patent: 5025366 (1991-06-01), Baror
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5136700 (1992-08-01), Thacker
patent: 5155067 (1992-10-01), Wood et al.
patent: 5193163 (1993-03-01), Sanders et al.
patent: 5249282 (1993-09-01), Segers
patent: 5251308 (1993-10-01), Frank et al.
patent: 5265235 (1993-11-01), Sindhu et al.
patent: 5287484 (1994-02-01), Nishii et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5317716 (1994-05-01), Liu
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5345576 (1994-09-01), Lee et al.
patent: 5353424 (1994-10-01), Partovi et al.
patent: 5361267 (1994-11-01), Godiwala et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5388224 (1995-02-01), Maskas
patent: 5390311 (1995-02-01), Fu et al.
patent: 5414828 (1995-05-01), Yarkoni et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5446863 (1995-08-01), Stevens et al.
patent: 5454088 (1995-09-01), Nakagawa
patent: 5454093 (1995-09-01), Abdulhafiz et al.
patent: 5488639 (1996-01-01), MacWilliams et al.
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5678020 (1997-10-01), Singh et al.
patent: 5692166 (1997-11-01), Milhizer et al.
patent: 5706485 (1998-01-01), Barkatullah et al.
patent: 5805872 (1998-09-01), Bannon
patent: 5805912 (1998-09-01), Johnson et al.
Intel, “82430FX PCIset Datasheet 82437FX System Controller (TSC) and 82438FX Data Path Unit (TDP)”, pp 1-39, Docu Order No. 290518-002, Nov. 1996.*
Micron Technology Inc., 1997 DRAM Data Book, pp 7-225 thru 7-247, 1997.*
Micron Technology Inc., “1997 DRAM Data Book” pp 9-81 thru 9-91 and 5-1 thru 5-15, Mar. 1997.*
Baer, et al., “On the Inclusion Properties for Multi-level Cache Hierarchies,” 1988, pp. 73-80.
Popescu, et al., “The Metaflow Architecture”, IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
Uchiyama, et al., “Design of a Second-Level Cache Chip for Shared-Bus Multimicroprocessor Systems,” IEEE 1991, pp. 566-571.
IEEE Standard for Low-voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE Std. 1596.3-1996, Jul. 31, 1996, pp. 1-30.
Khare Manoji
MacWilliams Peter
Prasad Bindi
Sampath Dilip
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Kim Hong
Yoo Do Hyun
LandOfFree
Source synchronous interface between master and slave using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source synchronous interface between master and slave using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source synchronous interface between master and slave using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2519008