Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-03-13
2010-11-23
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07840925
ABSTRACT:
A computer-implemented method of performing timing analysis upon a circuit design having synchronous circuit elements can include selecting a destination pin having a plurality of source pins, wherein each source pin of the plurality of source pins defines a data path to the destination pin. A slack of a selected path of the data paths to the destination pin can be determined. A timing adjustment of each of the plurality of source pins can be compared to the slack of the selected path, wherein each timing adjustment is determined using static timing analysis. A simulation node can be selectively included within the circuit design according to the comparison. The circuit design can be output.
REFERENCES:
patent: 5517658 (1996-05-01), Gluss et al.
patent: 5719783 (1998-02-01), Kerzman et al.
patent: 6480817 (2002-11-01), Peters et al.
patent: 6487701 (2002-11-01), Dean et al.
patent: 6557150 (2003-04-01), Honmura et al.
patent: 6611948 (2003-08-01), Tyler et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 2006/0117286 (2006-06-01), Ando et al.
patent: 2007/0089076 (2007-04-01), Amatangelo
patent: 2008/0141198 (2008-06-01), Chen et al.
patent: 2008/0291749 (2008-11-01), Kishimoto et al.
patent: 2009/0235133 (2009-09-01), Kapur et al.
Xilinx, Inc.; U.S. Appl. No. 11/333,863 by Campbell et al., filed Jan. 17, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/433,127 by Campbell et al., filed May 12, 2006.
Escobar Mario
Lujan Jaime D.
Chiang Jack
Cuenot Kevin T.
Maunu LeRoy D.
Parihar Suchin
Xilinx , Inc.
LandOfFree
Source specific timing checks on synchronous elements using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source specific timing checks on synchronous elements using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source specific timing checks on synchronous elements using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186039