Static information storage and retrieval – Read/write circuit – Including signal comparison
Patent
1991-01-02
1993-06-15
Dixon, Joseph L.
Static information storage and retrieval
Read/write circuit
Including signal comparison
365 45, 365168, 365185, G11C 700, G11C 1140
Patent
active
052205312
ABSTRACT:
Source follower storage cell and improved method and apparatus for iterative write for integrated circuit analog recording and playback which provides increased resolution in the stored signal and increased accuracy and stability of the storage and readout capabilities of the device. The storage cell is configured wherein the electrically alterable MOS storage device is connected in a source follower configuration, which provides a one to one relationship between the variation in the floating gate storage charge and the variation in the output voltage, and for high load resistance, relative insensitivity to load characteristics. The write process and circuitry provides a multi iterative programming technique wherein a series of coarse pulses program a cell to the approximate desired value, with a series of fine pulses referenced to the last coarse pulse being used for programming the respective cell in fine increments to a desired final programming level. Still finer levels of programming can be used.
REFERENCES:
patent: 3846767 (1974-11-01), Cohen
patent: 3909806 (1975-09-01), Uchida
patent: 3938108 (1976-02-01), Salsbury et al.
patent: 3984822 (1976-10-01), Simko et al.
patent: 4054864 (1977-10-01), Audaire et al.
patent: 4099196 (1978-07-01), Simko
patent: 4119995 (1978-10-01), Simko
patent: 4181980 (1980-01-01), McCoy
patent: 4225946 (1980-09-01), Neale et al.
patent: 4228524 (1980-10-01), Neale et al.
patent: 4279024 (1981-07-01), Schrenk
patent: 4314265 (1982-02-01), Simko
patent: 4318188 (1982-03-01), Hoffmann
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4533846 (1985-08-01), Simko
patent: 4627027 (1986-12-01), Rai et al.
patent: 4701776 (1987-10-01), Perlegos et al.
patent: 4890259 (1989-12-01), Simko
patent: 5043940 (1991-08-01), Harari
Torelli et al., "An Improved Method for Programming a Word-Erasable EEPROM", Alta Frequenza, vol. 52, No. 5, Nov. 1983, pp. 487-494.
"Japanese Develop Non-Destructive Analog Semiconductor Memory", Electronics, Jul. 11, 1974, pp. 29-30.
Harold, "Production E.P.R.O.M. Loading", New Electronics, vol. 15, No. 3, Feb. 1982, pp. 47-50.
"A 1mV MOS Comparator" by Yen S. Yee, Lewis M. Terman, Lawrence G. Heller, IEEE Journal, Solid State Circuits, vol. SC-13, pp. 294-298, Jun. 1978.
1982 ISSCC Digest of Technical Papers re "A 16K E2PROM" by National Semiconductor Corp., p. 108.
"A 25ns 16K CMOS PROM Using a 4-Transistor Cell" (1985 ISSCC Digest of Technical Papers, pp. 162-163).
1989 ISSCC Digest of Technical Papers re "A 5V-Only 256k Bit CMOS Flash EEPROM" by Texas Instruments Inc.
Blyth Trevor
Simko Richard T.
Dixon Joseph L.
Information Storage Devices, Inc.
Lane Jack A.
LandOfFree
Source follower storage cell and improved method and apparatus f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source follower storage cell and improved method and apparatus f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source follower storage cell and improved method and apparatus f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1048203