Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-12-13
2001-09-25
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S052000, C257S347000, C257S510000, C257S513000, C257S514000, C257S515000, C438S221000, C438S296000, C438S297000
Reexamination Certificate
active
06294817
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATIONS
This application is related to application Ser. No. 09/459,484, which is entitled “SOURCE/DRAIN-ON-INSULATOR (S/DOI) FIELD EFFECT TRANSISTOR USING SILICON NITRIDE AND SILICON OXIDE AND METHOD OF FABRICATION”, and is being filed concurrently with the present application and in which there is a common inventorship and assignee.
FIELD OF THE INVENTION
This invention relates to integrated circuits manufactured using a Silicon-On-Insulator (SOI) like technology, and more particularly, to field effect transistors in which the sources and drains are partially electrically insulated from the semiconductor body in which same are formed.
BACKGROUND OF THE INVENTION
Integrated circuits composed of Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) have become the workhorse of the semiconductor industry. These integrated circuits contain from two to several million MOSFETs fabricated on a common semiconductor body. An individual MOSFET comprises a pair of regions of one conductivity type which have been formed in a semiconductor body and which are spaced apart by an intermediate portion of the semiconductor body which is of the opposite semiconductor type. Current flow between electrodes attached to these two spaced apart regions is controlled by an electrode (gate) positioned at a top surface adjacent the intermediate region which is electrically insulated therefrom by a thin layer of silicon dioxide that is formed by oxidizing a surface layer of the intermediate region. In operation, a voltage applied to the gate of sufficient magnitude and polarity to invert the conductivity type of the intermediate region gives rise to a conductive channel between the two spaced regions in which current flows when a suitable voltage is established by electrode connections to the two spaced apart regions. The two spaced apart regions are usually identified as the source and drain of the field effect transistor. The intermediate region between the source and drain is usually identified as the channel region.
It is well known that unless suitable precautions are taken, unwanted, parasitic current can, and will, flow between various elements of the integrated circuit. Parasitic current can flow between the source and drain region. It may not be controlled by the gate potential. Parasitic current can also flow between the source and drain regions of adjacent but separate transistors, and again is not controlled by the potential applied to the gates of the various transistors.
If the integrated circuit is of the type known as a Complementary Metal-Oxide-Semiconductor (CMOS) integrated circuit, these parasitic currents can give rise to a phenomenon known as “Latchup”, a condition in which a very large, potentially destructive parasitic current can flow between the most positive and most negative power supply terminals of the integrated circuit. In a CMOS integrated circuit, two types of transistors are formed, each having opposite conductivity type in the intermediate region between the source and drain regions of the two types of transistor. Transistors of one type are formed directly in the semiconductor body, and transistors of the other type are formed in a region known as a “well”, which is of conductivity type opposite that of the semiconductor body, and which has been diffused into the semiconductor body.
Various methods are in common use to reduce the magnitude of, or in some cases completely suppress, the various parasitic currents which can flow in an integrated circuit. One such method is to diffuse into the surface region of the semiconductor body, exterior to the source, drain and channel regions, impurities which increase the impurity concentration of the exterior regions such that the conductivity type of same can not be easily inverted. Such a diffusion is known as a “channel stopper” or “chanstop” diffusion. In these regions, the potential required to invert the conductivity type of the surface of the semiconductor body is greater than such potential in the channel region of the transistor, and is usually designed to be greater than the maximum potential applied to the integrated circuit.
Another method of reducing or suppressing the various parasitic currents is to form in the region exterior to the channel region an oxide whose thickness is greater than the thickness of the oxide formed under the gate electrode in the intermediate or channel region of the transistor. Again, in these regions, the potential at the top surface of the thicker oxide required to invert the surface of the semiconductor body will be greater than such potential in the channel region of the transistor, and is usually designed to be greater than the maximum potential applied to the integrated circuit.
Often, these two methods are combined in the effort to reduce or suppress the parasitic currents. Other methods which have been applied include the use of trenches filled with insulating material which are fabricated so as to completely surround and isolate each transistor, and the use of a field-shield, which is a conducting electrode formed over the region exterior to the source, drain channel region of the transistor, and which is connected to the lowest power supply potential applied to the integrated circuit. Such methods of reducing or suppressing the parasitic currents are further discussed in textbooks such as “Silicon Processing for the VLSI Era, Volume II, page 66, S. Wolf”.
All of the above methods incur some expense or limitations, including increased manufacturing cost, increased processing complexity, and reduced or impaired circuit performance.
A device which limits parasitic current which is of a completely different nature than those described above is the Silicon-On-Insulator (SOI) device. In this device, the end result is that each individual transistor is completely encased in a protective insulating material which completely surrounds the transistor, thus preventing any parasitic current flow between adjacent transistors through a common substrate. An additional benefit of the SOI structure is the reduced capacitance between the source or drain and the semiconductor body which results in improved performance of the transistor.
In one form of SOI, semiconductor films are deposited on an insulating substrate, islands of semiconductor film are defined, and the semiconductor film is completely removed from the region between the islands. This region is subsequently filled with an insulating material, and individual transistors are formed in the islands. Small sub-circuits consisting of a small number of transistors can also be formed in a given island of semiconductor material.
In another form of SOI, the starting material is a silicon semiconductor body on the surface of which isolated islands of silicon are formed by oxidizing the silicon surrounding and underneath the islands. This latter method is preferred in many cases because the starting material is semiconductor substrates which are of the same type as are being used for the manufacture of other types of integrated circuit, and also because the semiconductor properties of the resulting islands are superior to that of semiconductor islands formed in a film of semiconductor material formed on the surface of an insulating substrate.
One weakness of these SOI techniques is that the islands of semiconductor material are not connected to a reference potential of the power supply, such as either ground or the highest potential supplied by the power source. In the conventional methods of forming an integrated circuit, the semiconductor body, and in the case of CMOS integrated circuits, the “well” also, is connected to one of the power supply terminals. In previously describe forms of SOI, the semiconductor islands are not connected directly to a reference potential, but are left unconnected, or “floating”. This leads to an effect known as the “floating body effect” (FBE). The deleterious effect of FBE on the performance of SOI integrated circuits is well known, and has been described for example, in th
Chen Bomy
Srinivasan Senthil
Braden Stanton C.
Infineon - Technologies AG
Wojciechowicz Edward
LandOfFree
Source/drain-on insulator (S/DOI) field effect transistor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source/drain-on insulator (S/DOI) field effect transistor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source/drain-on insulator (S/DOI) field effect transistor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2523992