Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-08-23
2011-08-23
Tran, Thien F (Department: 2895)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S292000
Reexamination Certificate
active
08004026
ABSTRACT:
In each photosensitive cell, a photodiode101, a transfer gate102, a floating diffusion layer section103, an amplifier transistor104, and a reset transistor105are formed in one active region surrounded by a device isolation region. The floating diffusion layer section103included in one photosensitive cell is connected not to the amplifier transistor104included in that cell but to the gate of the amplifier transistor104included in another photosensitive cell adjacent to the one photosensitive cell in the column direction. A polysilicon wire111connects the transfer gates102arranged in the same row, and a polysilicon wire112connects the reset transistors105arranged in the same row. For connection in the row direction, only polysilicon wires are used.
REFERENCES:
patent: 4656361 (1987-04-01), McIntyre
patent: 5965871 (1999-10-01), Zhou et al.
patent: 6160281 (2000-12-01), Guidash
patent: 6291280 (2001-09-01), Rhodes
patent: 6633334 (2003-10-01), Sakurai et al.
patent: 6650369 (2003-11-01), Koizumi et al.
patent: 6657665 (2003-12-01), Guidash
patent: 6977684 (2005-12-01), Hashimoto et al.
patent: 7696543 (2010-04-01), Inagaki et al.
patent: 2003/0137594 (2003-07-01), Koizumi et al.
patent: 2004/0141076 (2004-07-01), Ueno et al.
patent: 2008/0042175 (2008-02-01), Abe et al.
patent: 0 908 957 (1999-04-01), None
patent: 0 926 738 (1999-06-01), None
patent: 9-247537 (1997-09-01), None
patent: 10-93067 (1998-04-01), None
patent: 11195776 (1999-07-01), None
patent: 11-312800 (1999-11-01), None
patent: 2001-189441 (2001-07-01), None
patent: 2003-046864 (2003-02-01), None
patent: 2003-230055 (2003-08-01), None
patent: 10-0269602 (2000-10-01), None
patent: WO 94/13017 (1994-06-01), None
United States Office Action issued in U.S. Appl. No. 10/753,954 dated Nov. 25, 2009.
Chinese Office Action issued in Chinese Patent Application No. 200410005238, mailed May 22, 2009.
United States Office Action issued in U.S. Appl. No. 11/529,256, mailed May 29, 2009.
United States Office Action issued in U.S. Appl. No. 10/753,954 dated on Sep. 26, 2006.
IBM Technical Disclosure Bulletin vol. 19, Issue 6, pp. 2262-2265 (TDB-ACC-No. NN76112262), “Logical Arrays with Polysilicon Gate Lines”, Nov. 1976.
Japanese Notice of Reasons for Rejection issued in Japanese Patent Application No. JP 2005-356455 dated Mar. 9, 2009.
Korean Office Action issued in Korean Patent Application No. 10-2004-0005362, dated Oct. 28, 2010.
United States Office Action issued in U.S. Appl. No. 12/715,884, mailed Oct. 1, 2010.
United States Notice of Allowance issued in U.S. Appl. No. 12/715,884 dated Jan. 20, 2011.
United States Office Action issued in U.S. Appl. No. 12/720,554, mailed Nov. 26, 2010.
Inagaki Makoto
Matsunaga Yoshiyuki
McDermott Will & Emery LLP
Panasonic Corporation
Tran Thien F
LandOfFree
Solid-state imaging device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solid-state imaging device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solid-state imaging device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619191