Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Bump leads
Reexamination Certificate
2007-09-21
2011-10-18
Nguyen, Cuong Q (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Bump leads
C257S737000, C257S778000, C257S779000, C257S780000, C257SE23021, C257SE21508, C257SE23069
Reexamination Certificate
active
08039960
ABSTRACT:
An electrical interconnect within a semiconductor device consists of a substrate with a plurality of active devices. A contact pad is formed on the substrate in electrical contact with the plurality of active devices. A passivation layer, first barrier layer, adhesion layer, and seed layer are formed over the substrate. An inner core pillar including a hollow interior is centered over and formed within a footprint of the contact pad. A second barrier layer and a wetting layer are formed over the single cylindrical inner core pillar and hollow interior. A spherical bump is formed around the second barrier layer, wetting layer, and single cylindrical inner core pillar. A footprint of the spherical bump encompasses the footprint of the contact pad. The spherical bump is electrically connected to the contact pad.
REFERENCES:
patent: 5534127 (1996-07-01), Sakai
patent: 6077765 (2000-06-01), Naya
patent: 6281107 (2001-08-01), Moriyama
patent: 7268430 (2007-09-01), Suga et al.
patent: 2002/0064933 (2002-05-01), Ueoka
patent: 2002/0068425 (2002-06-01), Chen et al.
patent: 2003/0052156 (2003-03-01), Kim et al.
patent: 2004/0166661 (2004-08-01), Lei
patent: 2004/0266066 (2004-12-01), Wang
patent: 2005/0062169 (2005-03-01), Dubin et al.
patent: 2005/0127508 (2005-06-01), Lee et al.
patent: 2005/0224966 (2005-10-01), Fogel et al.
patent: 2005/0258539 (2005-11-01), Minda
patent: 2006/0051954 (2006-03-01), Lin et al.
patent: 2006/0113681 (2006-06-01), Jeong et al.
patent: 2006/0292711 (2006-12-01), Su et al.
patent: 2008/0224308 (2008-09-01), Lee
Gebreyesus Yosef
Nguyen Cuong Q
Robert D. Atkins Patent Law Group
STATS ChipPAC Ltd.
LandOfFree
Solder bump with inner core pillar in semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solder bump with inner core pillar in semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solder bump with inner core pillar in semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4293817