Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-02-22
2002-04-30
Ngô, Ngân V. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S289000, C257S392000
Reexamination Certificate
active
06380590
ABSTRACT:
TECHNICAL FIELD
The present invention generally relates to semiconductor-on-insulator (SOI) integrated circuits and, more particularly, to an SOI chip having an active layer with areas made from different materials to support the fabrication of multiple threshold voltage MOSFETs and a method of making the SOI chip.
BACKGROUND ART
Traditional semiconductor-on-insulator (SOI) integrated circuits typically have a silicon substrate having a buried oxide (BOX) layer disposed thereon. A silicon active layer is disposed on the BOX layer. Within the active layer, active devices, such as transistors, are formed in active regions. The size and placement of the active regions are defined by isolation regions. As a result of this arrangement, the active devices are isolated from the substrate by the BOX layer. More specifically, a body region of each SOI transistor does not have body contacts and is therefore “floating.”
SOI chips offer potential advantages over bulk chips for the fabrication of high performance integrated circuits for digital circuitry. Such digital circuitry is typically made from partially-depleted metal oxide semiconductor field effect transistors (MOSFETs). In such circuits, dielectric isolation and reduction of parasitic capacitance improve circuit performance, and virtually eliminate latch-up in CMOS circuits. In addition, circuit layout in SOI can be greatly simplified and the packing density greatly increased.
However, there exists a need in the art to fabricate devices having differing electrical characteristics on a single SOI chip.
SUMMARY OF THE INVENTION
According to one aspect of the invention, the invention is a semiconductor-on-insulator (SOI) chip. The SOI chip includes a substrate; a buried oxide (BOX) layer disposed on the substrate; an active layer disposed on the BOX layer, the active layer having a first area made from silicon and a second area made from silicon-germanium; a first device fabricated in the first area of the active layer and having a silicon channel and a first threshold voltage; and a second device fabricated in the second area of the active layer and having a silicon-germanium channel and a second threshold voltage differing from the first threshold voltage.
According to another aspect of the invention the invention is a semiconductor-on-insulator (SOI) chip. The SOI chip includes a substrate; a buried oxide (BOX) layer disposed on the substrate; an active layer disposed on the BOX layer, the active layer having a first area made from silicon-germanium, the first area of silicon-germanium having a first atomic concentration of silicon and a first atomic concentration of germanium, and a second area made from silicon-germanium, the second area of silicon-germanium having a second atomic concentration of silicon differing from the first atomic concentration of silicon and a second atomic concentration of germanium differing from the first atomic concentration of germanium; a first device fabricated in the first area of the active layer and having a silicon-germanium channel and a first threshold voltage; and a second device fabricated in the second area of the active layer and having a silicon-germanium channel and a second threshold voltage differing from the first threshold voltage.
According to yet another aspect of the invention, the invention is a method of fabricating a semiconductor-on-insulator (SOI) chip comprising the steps of: providing a wafer of SOI material, the wafer of SOI material having a silicon layer disposed on a buried oxide (BOX) layer, the BOX layer disposed on a substrate; implanting germanium into a portion of the silicon layer to form an active layer having a first area made from silicon and a second area made from silicon-germanium; forming a first device in the first area of the active layer, the first device having a silicon channel and a first threshold voltage; and forming a second device in the second area of the active layer, the second device having a silicon-germanium channel and a second threshold voltage differing from the first threshold voltage.
BRIEF DESCRIPTION OF DRAWINGS
These and further features of the present invention will be apparent with reference to the following description and drawings, wherein:
FIG. 1
is a cross-section of a semiconductor-on-insulator (SOI) chip having an active layer to support the fabrication of devices with differing electrical characteristics;
FIG. 2
is a flowchart of a method for fabricating the SOI chip; and
FIGS. 3A through 3D
are cross-sections of the SOI chip in various stages of manufacture.
REFERENCES:
patent: 5234535 (1993-08-01), Beyer et al.
patent: 5461243 (1995-10-01), Ek et al.
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5683934 (1997-11-01), Candelaria
patent: 5753541 (1998-05-01), Shimizu
patent: 5847419 (1998-12-01), Imai et al.
patent: 5906951 (1999-05-01), Chu et al.
patent: 5963817 (1999-10-01), Chu et al.
patent: 5998807 (1999-12-01), Lustig et al.
patent: 6059895 (2000-05-01), Chu et al.
patent: 6337285 (2002-01-01), Ko
patent: 6339013 (2002-01-01), Naseem et al.
Advanced Micro Devices , Inc.
Ngo Ngan V.
Renner , Otto, Boisselle & Sklar, LLP
LandOfFree
SOI chip having multiple threshold voltage MOSFETs by using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI chip having multiple threshold voltage MOSFETs by using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI chip having multiple threshold voltage MOSFETs by using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2847292