Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-12-12
2004-04-06
Abraham, Fetsum (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S149000
Reexamination Certificate
active
06717216
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to field effect transistors such as CMOS transistors. More particularly, the present invention relates to a method for forming field effect transistors with stressed channel regions which provide increased drive current capability among other benefits.
2. Background Description
Field effect transistors such as CMOS transistors are widely used in the electronics industry. Field effect transistors (FETs) are employed in almost every electronic circuit application, such as signal processing, computing, and wireless communications. There is constantly a demand for improved field effect transistor performance. Performance metrics that may be of interest include switching speed, on-state current capability, and on-state to off-state current ratio. These metrics tend to be improved by increasing the charge carrier mobility of the FET. Hence, researchers have been searching for techniques to increase the charge carrier mobility of FETs.
It has been discovered that mechanical stress applied to the current channel of a FET can increase the charge carrier mobility. For example, Hamada et al. in “A New Aspect of Mechanical Stress Effects in Scaled MOS Devices” in IEEE Transactions on Electron Devices, Vol. 38, No. 4, April 1991 describes the results of experiments in which performance characteristics of P-type FET (PFET) and N-type FET (NFET) MOS transistors were measured as a function of mechanical stress. It was reported that longitudinal (in the direction of current flow) compression in PFET devices increased carrier mobility, and longitudinal tension in NFET devices increased carrier mobility.
However, incorporating mechanical stress into microfabricated FETs and CMOS devices has proven difficult. In the past, researchers have simply flexed the transistor substrate. However, this technique is not practical for mass producing integrated circuits. One significant problem with employing stress is that PFET and NFET devices require opposite stress. Also, the technique for producing stress in the devices must be compatible with present FET manufacturing practices and packaging techniques.
It would be an advance in the art to provide FETs having stressed channel regions. It would be particularly beneficial to be able to make PFET and NFETs having opposite stresses on the same substrate so that both PFET and NFETs are enhanced. Also it would be an advance to be able to make FETs with strained channel regions in a conventional FET fabrication process.
SUMMARY
The present invention includes a field effect transistor having a current channel, an undercut area under the channel, and a gate electrode disposed over the channel. A compressive film is disposed in the undercut area, and the compressive film creates longitudinal (in the direction of current flow) stress in the current channel.
Preferably, the type of stress (compressive or tensile) is selected so that the transistor has an increased charge carrier mobility. Specifically, the stress should be compressive in a PFET transistor, and tensile in a NFET transistor. To create compressive stress in a PFET transistor, the compressive film should be located under ends of the channel. To create tensile stress in a NFET transistor, the compressive film should be located under a middle portion of the channel.
The compressive film can be made of many materials such as oxidized polysilicon, oxidized amorphous silicon, silicon nitride, oxidized SiGe, or other compressive films.
The present invention includes a method for making a field effect transistor with longitudinal stress. The method includes forming an undercut area under the channel, and then forming a compressive film in the undercut area. The compressive film in the undercut area pushes up on the channel, thereby creating stress in the channel. The channel can be released in a middle portion. The undercut area can be formed by etching a buried oxide layer under the channel.
Also, the present invention includes a field effect transistor having a buried oxide layer, a channel disposed on the buried oxide layer, an undercut area under the channel, and a gate disposed over the channel. A compressive film is disposed in the undercut area, and the compressive film creates longitudinal stress in the channel. The undercut area may be formed by etching the buried oxide layer.
REFERENCES:
patent: 6376286 (2002-04-01), Ju
patent: 6472258 (2002-10-01), Adkisson et al.
Baie Xavier
Chidambarrao Dureseti
Doris Bruce B.
Mandelman Jack A.
Sadana Devendra K.
Abraham Fetsum
Anderson Jay H.
Whitham Curtis & Christofferson, P.C.
LandOfFree
SOI based field effect transistor having a compressive film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI based field effect transistor having a compressive film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI based field effect transistor having a compressive film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3234601