Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2002-07-31
2008-03-11
Dam, Tuan (Department: 2192)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S151000
Reexamination Certificate
active
07343594
ABSTRACT:
A software-to-hardware compiler is provided that generates hardware constructs in programmable logic resources. The programmable logic resources may be optimized in terms of being configured to make additional copies of regions on memory devices other than on the programmable logic resources (e.g., RAM). This facilitates multiple reads during a single clock cycle. Symbol set analysis is used to minimize the size of regions to allow for more efficient use of hardware resources.
REFERENCES:
patent: 5068823 (1991-11-01), Robinson
patent: 5134884 (1992-08-01), Anderson
patent: 5142625 (1992-08-01), Nakai
patent: 5442792 (1995-08-01), Chun
patent: 5469003 (1995-11-01), Kean
patent: 5535342 (1996-07-01), Taylor
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5548228 (1996-08-01), Madurawe
patent: 5684980 (1997-11-01), Casselman
patent: 5705938 (1998-01-01), Kean
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5822570 (1998-10-01), Lacey
patent: 5835734 (1998-11-01), Alkalaj et al.
patent: 5966534 (1999-10-01), Cooke et al.
patent: 5968161 (1999-10-01), Southgate
patent: 5999990 (1999-12-01), Sharrit et al.
patent: 6044211 (2000-03-01), Jain
patent: 6085317 (2000-07-01), Smith
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6219785 (2001-04-01), Smith
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6421809 (2002-07-01), Wuytack et al.
patent: 6457173 (2002-09-01), Gupta
patent: 6467075 (2002-10-01), Sato et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6608638 (2003-08-01), Kodosky et al.
patent: 6625797 (2003-09-01), Edwards et al.
patent: 6658564 (2003-12-01), Smith et al.
patent: 6745160 (2004-06-01), Asher et al.
patent: 2002/0100032 (2002-07-01), Metzgen
patent: 2002/0124238 (2002-09-01), Metzgen
patent: 0 419 105 (1991-03-01), None
patent: 0 419 105 (1991-03-01), None
patent: 0 445 913 (1991-09-01), None
patent: 0 759 662 (1997-02-01), None
patent: 0 801 351 (1997-10-01), None
patent: 0 801 351 (1997-10-01), None
patent: 0 829 812 (1998-03-01), None
patent: 1 444 084 (1978-07-01), None
patent: WO 94/10627 (1994-05-01), None
patent: WO 97/09930 (1997-03-01), None
patent: WO 97/13209 (1997-04-01), None
patent: WO 00/38087 (2000-06-01), None
Stephenson, Mark William. “Bitwise: Optimizing Bitwidths Using Data-Range Propagation”, Submitted to the Department of Electrical Engineering and Computer Science at the Massachusetts Institue of Technology on May 5, 2000, pp. 1-63.
Callahan, Timothy J. et al. “The Garp Architecture and C Compiler,” Computer, Apr. 2000, pp. 62-69.
Cardoso, J M P et al. “Macro-based Hardware Compilation of Java™ Bytecodes into a Dynamic Reconfigurable Computing System,”Proceedings of Seventh Annual IEEE Symposium, Apr. 21, 1999, Los Alamitos, CA, pp. 2-11.
Edwards, M.D. et al. “Software acceleration using programmable hardware devices,” Jan. 1996, pp. 55-63.
Electronik, DE, Franzis Verlag GMBH—“MIT Programmierbarer Logik Verheiratet,” Mar. 31, 1998, vol. 47, No. 7, p. 38.
Guccione, Steve. List of FPGA-based Computing Machines, <http://www.io.com/˜guccione/HW—list.html>, Last Modified Mar. 31, 1999.
IBM, “Programmable Manual Cable Assembly Board,” May 1989, IBM Technical Disclosure Bulletin, vol. 31, pp. 306-309.
Iseli et al. “A C++ compiler for FPGA custom execution synthesis,”Proceedings of IEEE Symposium, Apr. 19, 1995, Los Alamitos, CA, pp. 173-179.
Isshiki, T et al. “Bit-serial pipeline synthesis and layout for large-scale configurable systems,”Proceedings of The ASP-DAC '97, Jan. 28, 1997, Chiba, Japan, pp. 441-446.
Kastrup, Bernardo et al. “ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator,”Proceedings of Seventh Annual IEEE Symposium, Apr. 21, 1999, Los Alamitos, CA, pp. 92-101.
Nanya, T. “Asynchronous VSLI System Design,” ASP-DAC '98 Tutorials, Feb. 10, 1998, Yokohama, Japan.
Nanya, T. et al. “Scalable-Delay-Insensitive Design: A high-performance approach to dependable asynchronous systems,”Proceedings of International Symposium on Future of Intellectual Integrated Electronics, Mar. 1999, pp. 531-540.
Page, Ian. “Constructing Hardware-Software Systems from a Single Description,”Journal of VSLI Signal Processing, vol. 12, No. 1, Jan. 1996, pp. 87-107.
Semeria, L. et al. “SpC: synthesis of pointers in C application of pointer analysis to the behavioral synthesis from C,”Proceedings of ICCAD International Conference on Computer Aided Design, Nov. 8-12, 1998, San Jose, CA, pp. 340-346.
Wazlowski, M. et al. “PRISM-II compiler and architecture,”Proceedings of IEEE Workshop, Apr. 5, 1994, Los Alamitos, CA, pp. 9-16.
Wirthlin, Michael J. et al. “Improving Funtional Density Using Run-Time Circuit Reconfiguration,” IEEE Transactions on Very Large Scale Integration (VSLI) Systems, vol. 6, No. 2, Jun. 1998, pp. 247-256.
Wo, D. et al. Compiling to the gate level for a reconfigurable co-processor,Proceedings of IEEE Workshop, Apr. 10, 1994, Los Alamitos, CA, pp. 147-154.
Tsukasa Yamauchi et al., “SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Method,” NEC Laboratory, pp. 148-156, IEEE 1996.
Altera Corporation
Chasan Michael J.
Dam Tuan
Romano John J
Ropes & Gray LLP
LandOfFree
Software-to-hardware compiler with symbol set inference... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software-to-hardware compiler with symbol set inference..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software-to-hardware compiler with symbol set inference... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3968578