Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-14
2000-02-15
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, 711137, 711146, G06F 1300
Patent
active
060264705
ABSTRACT:
A method of providing programmable associativity in a cache used by a processor of a computer system is disclosed. A congruence class of a memory block is defined using a first mapping function, providing a first associativity level of the cache. Program instructions in the processor select a second associativity level of a known appropriate level, and implement the second associativity level in the cache using a second mapping function. Application software may provide the program instructions, wherein the application software has procedures that may result in cache "strides" at particular associativity levels, and the known appropriate level is chosen to lessen memory latencies due to strides. Alternatively, the program instructions may be part of an operating system which monitors memory address requests, determines how efficient a procedure will operate at different associativity levels, and selects a most efficient level for the known appropriate level. The program instructions may select the associativity level by setting a value in a bit facility corresponding to the desired mapping function.
REFERENCES:
patent: 3840863 (1974-10-01), Fuqua et al.
patent: 4315312 (1982-02-01), Schmidt
patent: 4488256 (1984-12-01), Zolnowsky et al.
patent: 4507729 (1985-03-01), Takahashi et al.
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4797814 (1989-01-01), Brenza
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5025366 (1991-06-01), Baror
patent: 5058003 (1991-10-01), White
patent: 5136691 (1992-08-01), Baror
patent: 5185878 (1993-02-01), Baror et al.
patent: 5297270 (1994-03-01), Olson
patent: 5357623 (1994-10-01), Megory-Cohen
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5379393 (1995-01-01), Yang
patent: 5410663 (1995-04-01), Blackburn et al.
patent: 5509135 (1996-04-01), Steely, Jr.
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5623627 (1997-04-01), Witt
patent: 5623632 (1997-04-01), Liu et al.
patent: 5640534 (1997-06-01), Liu et al.
patent: 5668972 (1997-09-01), Liu et al.
patent: 5805855 (1998-09-01), Liu
patent: 5809526 (1998-09-01), Patel
patent: 5829025 (1998-10-01), Mittal
Arimilli Ravi Kumar
Clark Leo James
Dodson John Steven
Lewis Jerry Don
Bataille Piere-Michael
Cabeca John W.
Dillon Andrew J.
Henkler Richard A.
International Business Machines - Corporation
LandOfFree
Software-managed programmable associativity caching mechanism mo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software-managed programmable associativity caching mechanism mo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software-managed programmable associativity caching mechanism mo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1915259