Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-06-29
2003-07-22
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S013000
Reexamination Certificate
active
06598207
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to integrated circuit design.
2. Background
The energy requirements of an integrated circuit chip or die is a primary concern to chip designers as is the electrical requirement and function of chip or die packages and their relationship with a printed circuit board. Correctly supplying desired supply voltages to a chip or a package requires careful modeling of the electrical characteristics of the chip or package.
A design group typically designs how a package substrate is laid out with vias, interconnects, pins, etc. following a certain envelope of constraints as guidance (e.g., size of package, number of connecting pins, vias, interconnects, etc.). Once the die and a package for the die are designed, the design is electrically simulated. The simulation involves evaluation of, among other things, the electrical characteristics (capacitance, inductance, resistance, etc.) of, for example, the package.
In a typical chip package, there can be several power/ground planes or networks. Accurate package modeling generally requires modeling of each plane in x, y, and z dimension. Modeling according to a cell-based (e.g., spreadsheet) representation is described in “Modeling the Power Rails in Leading Edge Microprocessor Packages,” Michalka, T. L., 1998 Electronic Components and Technology Conference, pp. 598-604. The reference teaches a spreadsheet-style file format with various planes of a chip or package represented by electrical characteristics of nodes of that plane, the cells of a spreadsheet generally corresponding to the nodes of a plane. For a single plane, the cell-based representation will actually have three components, the electrical characteristics attributable to an x-dimension, the electrical characteristics attributable to a y-dimension, and the electrical characteristics attributable to a z-dimension, i.e., three spreadsheets.
Once a model such as described above is created by, for example, a representative spreadsheet, the model is simulated to analyze the electrical characteristics of the individual cells of the spreadsheet (generally corresponding to the nodes of a plane). One way of analyzing the model is through the use of a simulation engine that may form part of an electronic design automation (EDA) system, such as HSPICE™ commercially available from Avant! of Fremont, Calif. or ADS™ from Hewlett Packard Corporation of Palo Alto, Calif. The simulation engine constitutes a software tool that aids in the development of complex electronic systems. The simulation engine, in this embodiment, evaluates the electrical characteristics of a node or cell for, among other things, compliance with Kirchoff's law or Conservation of Energy.
One problem in many modeling systems is that the file format representation of the model is not compatible with the file format of the simulation engine. Thus, to execute the simulation engine, the model must be converted by an operator into an executable file format. Such conversion is usually accomplished by manually re-entering the input data into a file format that the simulation engine can execute. This presents the possibility of introducing errors into the data and delays the design process, particularly where there are a large number of spreadsheet plane models each with potentially thousands of cell data that must be re-entered. What is needed is a technique to improve the accuracy and efficiency of this conversion.
REFERENCES:
patent: 4916576 (1990-04-01), Herbert et al.
patent: 5099090 (1992-03-01), Allan et al.
patent: 5848263 (1998-12-01), Oshikiri
patent: 5912809 (1999-06-01), Steigerwald et al.
patent: 5946479 (1999-08-01), Sakaguchi et al.
patent: 5963731 (1999-10-01), Sagawa et al.
patent: 5983008 (1999-11-01), Kumashiro et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6285973 (2001-09-01), Nishino et al.
patent: 6300161 (2001-10-01), Goetz et al.
patent: 6370678 (2002-04-01), Culler
Timothy L. Michalka, Modeling the Power Rails in Leading Edge Mircoprocessor Paackages, Jun. 1998, 0-7803-4526-6/98, pp. 598-604.*
M.F. Caggiano, B. DelGiudice, Modeling the Power and Ground Effects of BGA Packages, Sep. 1999, 0-7803-5231-9/99, pp. 1083-1087.*
M.F. Caggiano, B. DelGiudice, Modeling the Power and Ground Effects of BGA Packages, May 2000, vol. 23, No. 2, 1521-3323, pp. 156-163.
Blakely , Sokoloff, Taylor & Zafman LLP
Dinh Paul
Intel Corporation
Smith Matthew
LandOfFree
Software for converting power delivery interconnect modeling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software for converting power delivery interconnect modeling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software for converting power delivery interconnect modeling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3041507