Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-08-02
2011-08-02
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S037000
Reexamination Certificate
active
07992043
ABSTRACT:
A breakpoint packet is dispatched to a Network On A Chip (NOC). The breakpoint packet instructs one or more specified nodes on the NOC to place the specified nodes, or a core or hardware thread within a specified node, to execute in “single step” mode, in order to enable a debugging of a work packet that is dispatched to the specific node.
REFERENCES:
patent: 7348796 (2008-03-01), Crouch et al.
patent: 2006/0209846 (2006-09-01), Clermidy et al.
patent: 2008/0186998 (2008-08-01), Rijpkema
patent: 2009/0043993 (2009-02-01), Ford et al.
Mejdrich Eric O.
Schardt Paul E.
Shearer Robert A.
Tubbs Matthew R.
Boice James E.
International Business Machines - Corporation
Le Dieu-Minh
LandOfFree
Software debugger for packets in a network on a chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Software debugger for packets in a network on a chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Software debugger for packets in a network on a chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2704180