Static information storage and retrieval – Read/write circuit – Testing
Patent
1995-03-21
1996-07-02
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Testing
365184, 36518502, 36518509, 36518524, G11C 2900
Patent
active
055329624
ABSTRACT:
Soft errors occur during normal use of a solid-state memory such as EEPROM or Flash EEPROM. A soft error results from the programmed threshold voltage of a memory cell being drifted from its originally intended level. The error is initially not readily detected during normal read until the cumulative drift becomes so severe that it develops into a hard error. Data could be lost if enough of these hard errors swamps available error correction codes in the memory. A memory device and techniques therefor are capable of detecting these drifts and substantially maintaining the threshold voltage of each memory cell to its intended level throughout the use of the memory device, thereby resisting the development of soft errors into hard errors.
REFERENCES:
patent: 4253059 (1981-02-01), Bell et al.
patent: 4460982 (1984-07-01), Gee et al.
patent: 4612630 (1986-09-01), Rosier
patent: 4733394 (1988-03-01), Giebel
patent: 4779272 (1988-10-01), Kohda et al.
patent: 4799195 (1989-01-01), Iwahashi et al.
patent: 4809231 (1989-02-01), Shannon et al.
patent: 5151906 (1992-09-01), Sawada
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5239505 (1993-08-01), Fazio et al.
Auclair Daniel L.
Craig Jeffrey
Guterman Daniel C.
Mangan John S.
Mehrotra Sanjay
Popek Joseph A.
SanDisk Corporation
LandOfFree
Soft errors handling in EEPROM devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Soft errors handling in EEPROM devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Soft errors handling in EEPROM devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1512475