Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1989-06-15
1991-08-27
Clawson, Joseph E.
Static information storage and retrieval
Systems using particular element
Flip-flop
365155, 365150, 365179, 365272, 3072722, 307279, 307291, 307443, G11C 1100
Patent
active
050439391
ABSTRACT:
An alpha radiation immune integrated circuit memory cell has a pair of secondary transistors connected to cross-couple the primary transistors to form a flow, secondary storage node. The secondary transistors are biased to a standby current that, in combination with the parasitic capacitances in the new cell, establishes a time constant sufficient to maintain the state of the secondary nodes during an alpha hit on the primary nodes, so that alpha immunity is achieved without added capacitance. A write boost circuit increases the current in the secondary transistors during a write operation. A memory array is formed of rows of such cells with all of the secondary emitters of each row coupled to a common emitter standby current source. The individual row emitter standby current sources are coupled together through a balanced resistor network so that the excess secondary emitter current generated during a write operation in a selected row is distributed across the non-selected rows, thereby maintaining the total secondary emitter current constant for the array.
REFERENCES:
patent: 3582673 (1971-06-01), Clayson et al.
patent: 4151484 (1979-04-01), Robe
patent: 4679171 (1987-07-01), Logwood et al.
patent: 4725979 (1988-02-01), Haberman
patent: 4755693 (1988-07-01), Suzuki et al.
patent: 4782467 (1988-11-01), Belt et al.
patent: 4785200 (1988-11-01), Huntington
patent: 4810900 (1989-03-01), Okabe
patent: 4864539 (1989-09-01), Chuang et al.
patent: 4874966 (1089-10-01), Gehrt et al.
patent: 4891531 (1990-01-01), Kogayashi et al.
Zhang, Xiaonan and McCall, David, "Current Modeling of Alpha-Particle Induced Soft Errors in Bipolar Memories," Proceedings of the 1987 Bipolar Circuits and Technology Meeting, Sponsored by IEEE.
Motorola Inc., MECL System Design Handbook, Diagram of a Flip-Flop Circuit, p. 13 (1983).
Rose, Bruce W., "A Sub 10 ns Bipolar 5 Port 1 Kbit Register File," Proceedings of the 1986 Bipolar Circuits and Technology Meeting, Sponsored by IEEE, Sep. 11-12, 1986.
M. Okabe, et al., "Design for Reducing Alpha-Particle-Induced Soft Errors in ECL Logic Circuitry," IEEE Jrnl of Solid State Cicts, vol. 24 No. 5, Oct. '89.
M. Okabe, et al., "Tham 12.5: An ECL Gate Array Hardened Against Soft Errors," IEEE ISSOC 87, Feb. 26, 1987.
Lefferts Robert B.
Slamowitz Mark N.
Bipolar Integrated Technology, Inc.
Clawson Joseph E.
LandOfFree
Soft error immune memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Soft error immune memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Soft error immune memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1419944