Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2008-01-29
2008-01-29
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S037000, C365S232000
Reexamination Certificate
active
11530708
ABSTRACT:
The present invention is directed to a soft core logic circuit implemented in a PLD that estimates an appropriate phase delay and applies the phase shift to a read strobe signal to align its rising and falling edges at the center of a data sampling window associated with a group of read data signals. The soft core logic circuit dynamically determines an appropriate phase-shift value for the read strobe signal and adjusts the phase-shift to accommodate the environmental changes. The soft core logic circuit also introduces into the PLD various intermediate signals from a phase-shift estimator and a programmable phase delay chain.
REFERENCES:
patent: 6806733 (2004-10-01), Pan et al.
patent: 6940768 (2005-09-01), Dahlberg et al.
Johnson Brian D.
Lee Andy L.
Altera Corporation
Cho James H.
LandOfFree
Soft core control of dedicated memory interface hardware in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Soft core control of dedicated memory interface hardware in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Soft core control of dedicated memory interface hardware in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3929248