Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-05-27
2008-05-27
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S154000
Reexamination Certificate
active
11093127
ABSTRACT:
A system and method for supporting cache coherency in a computing environment having multiple processing units, each unit having an associated cache memory system operatively coupled therewith. The system includes a plurality of interconnected snoop filter units, each snoop filter unit corresponding to and in communication with a respective processing unit, with each snoop filter unit comprising a plurality of devices for receiving asynchronous snoop requests from respective memory writing sources in the computing environment; and a point-to-point interconnect comprising communication links for directly connecting memory writing sources to corresponding receiving devices; and, a plurality of parallel operating filter devices coupled in one-to-one correspondence with each receiving device for processing snoop requests received thereat and one of forwarding requests or preventing forwarding of requests to its associated processing unit. Each of the plurality of parallel operating filter devices comprises parallel operating sub-filter elements, each simultaneously receiving an identical snoop request and implementing one or more different snoop filter algorithms for determining those snoop requests for data that are determined not cached locally at the associated processing unit and preventing forwarding of those requests to the processor unit. In this manner, a number of snoop requests forwarded to a processing unit is reduced thereby increasing performance of the computing environment.
REFERENCES:
patent: 5325503 (1994-06-01), Stevens et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5572701 (1996-11-01), Ishida et al.
patent: 5659710 (1997-08-01), Sherman et al.
patent: 5966729 (1999-10-01), Phelps
patent: 6085295 (2000-07-01), Ekanadham et al.
patent: 6339813 (2002-01-01), Smith et al.
patent: 6353877 (2002-03-01), Duncan et al.
patent: 6389517 (2002-05-01), Moudgal et al.
patent: 6704845 (2004-03-01), Anderson et al.
patent: 6810467 (2004-10-01), Khare et al.
patent: 7117311 (2006-10-01), Rankin et al.
patent: 7177312 (2006-10-01), Cypher
patent: 2003/0065843 (2003-04-01), Jones et al.
patent: 2003/0070016 (2003-04-01), Jones et al.
patent: 2003/0131201 (2003-07-01), Khare et al.
patent: 2003/0135696 (2003-07-01), Rankin et al.
patent: 2003/0154346 (2003-08-01), Gruner et al.
patent: 2004/0003184 (2004-01-01), Safranek et al.
patent: 2004/0078590 (2004-04-01), Ellison et al.
patent: 2004/0117561 (2004-06-01), Quach et al.
patent: 2004/0186964 (2004-09-01), Dieffenderfer et al.
patent: 2005/0182907 (2005-08-01), Shen et al.
patent: 2006/0095684 (2006-05-01), Shen
Blumrich Matthias A.
Chen Dong
Gara Alan G.
Giampapa Mark E.
Heidelberger Philip
International Business Machines - Corporation
Morris, Esq Daniel P.
Scully , Scott, Murphy & Presser, P.C.
Thai Tuan V.
LandOfFree
Snoop filtering system in a multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Snoop filtering system in a multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Snoop filtering system in a multiprocessor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3907066