Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-06-30
1999-10-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711124, G06F 1212
Patent
active
059667290
ABSTRACT:
An improved method and apparatus for distributing transactions among a plurality of groups of processors in a multiprocessor computer system are disclosed. An embodiment of the invention includes the following operations. First, receiving an address request at a first group of processors. The address request is associated with a memory address corresponding to a requested memory page. Next, identifying those of the groups of processors that are interested in the address request and identifying those of the groups of processors that are uninterested in the address request. Thereafter, substantially simultaneously broadcasting the address request to the interested groups of processors and not to the uninterested groups of processors.
REFERENCES:
Bilir et al., "Multicast Snooping: A New Coherence Method Using a Multicast Address Network", Computer Sciences Department, University of Wisconsin-Madison.
Andrews et al., "Notification and Multicast Networks for Synchronization and Coherence", Journal of Parallel and Distributed Computing vol. 15, 1992, pp. 332-350.
Censier et al., "A New Solution to Coherence Problems in Multicache Systems", IEEE Transactions on Computers, vol. C-27, No. 12, Dec. 1978, pp. 1112-1118.
Lenoski et al., "The Stanford Dash Multiprocessor", IEEE, Mar. 1992, pp. 63-79.
Scott et al., "Performance of Pruning-Cache Directories for Large-Scale Multiprocessors", IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 5, May 1993, pp. 520-534.
Gupta et al., "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes", 1990 International Conference on Parallel Processing, Aug. 13-17, 1990, pp. I312-I321.
Mukherjee et al., "An Evaluation of Directory Protocols for Medium-Scale Shared-Memory Multiprocessors", The 1994 International Conference on Supercomputing, Jul. 11-15, 1994, pp. 64-74.
Goodman, James, "Using Cache Memory to Reduce Processor-Memory Traffic", The 10.sup.th Annual International Symposium on Computer Architecture, pp. 124-131.
Stenstrom, Per, "A Cache Consistency Protocol for Multiprocessors with Multistage Networks", The 16.sup.th Annual International Symposium on Computer Architecture; Computer Architecture News, vol. 17, No. 3, Jun. 1989, pp. 407-415.
Lenoski et al, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor", 1990, IEEE, pp. 148-159.
Agarwal et al., "An Evaluation of Directory Schemes for Cache Coherence", 1988, IEEE, pp. 280-289.
Chan Eddie P.
Ellis Kevin L.
Sun Microsystems Inc.
LandOfFree
Snoop filter for use in multiprocessor computer systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Snoop filter for use in multiprocessor computer systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Snoop filter for use in multiprocessor computer systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-662689