Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-22
2005-02-22
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C700S121000
Reexamination Certificate
active
06859914
ABSTRACT:
A method of identifying semiconductor design candidates from a population of semiconductor technology designs leverages specialized operators which are smooth in the sense that the operators are capable of producing small changes in the performance or behaviour when applied to a design to modify it. The method includes determining a smooth operator for effecting incremental structural change to a semiconductor technology design when the smooth operator is applied to the semiconductor technology design and then applying the smooth operator to at least one semiconductor technology design in the population to determine an updated population. The semiconductor technology designs in the updated population are evaluated to identify a preferred semiconductor technology design candidate. If the stopping condition is satisfied then the search terminates otherwise the steps are repeated.
REFERENCES:
patent: 4935877 (1990-06-01), Koza
patent: 5136686 (1992-08-01), Koza
patent: 5148513 (1992-09-01), Koza et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5255345 (1993-10-01), Shaefer
patent: 5418974 (1995-05-01), Craft et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5682322 (1997-10-01), Boyle et al.
patent: 5802349 (1998-09-01), Rigg et al.
patent: 5867397 (1999-02-01), Koza et al.
patent: 6360191 (2002-03-01), Koza et al.
patent: 6408428 (2002-06-01), Schlansker et al.
patent: 6519749 (2003-02-01), Chao et al.
patent: 6587998 (2003-07-01), Rodeh
patent: 6651222 (2003-11-01), Gupta et al.
patent: 20030131323 (2003-07-01), McConaghy
K. Shahookar et al., A Genetic Approach to Standard Cell Placement Using Genetic Parameter Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 500-511, May 1990.*
S. Mohan et al., Wolverines: Standard Cell Placement on A Network of Workstations, IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, pp. 1312-1326, Sep. 1993.*
S. Mohan et al., Wolverines: Standard Cell Placement on A Network of Workstations, European Design Automation Conference, pp. 46-51, Sep. 1992.
Bever Hoffman & Harms LLP
Harms Jeanette S.
Synopsys Inc.
Thompson A. M.
LandOfFree
Smooth operators in optimization of circuit structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Smooth operators in optimization of circuit structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smooth operators in optimization of circuit structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3497692