Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-28
2005-06-28
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C257S758000, C257S773000, C365S051000, C365S158000
Reexamination Certificate
active
06912696
ABSTRACT:
A semiconductor integrated circuit includes a ROM having bit lines extending in a first direction in a first layer. A conductive line is arranged in a second layer above the first layer, extending in a second direction, which is orthogonal to the first direction, across the bit lines. The conductive line is shaped to be a step form having a part extending in the first direction.
REFERENCES:
patent: 5512507 (1996-04-01), Yang et al.
patent: 5777360 (1998-07-01), Rostoker et al.
patent: 5864496 (1999-01-01), Mueller et al.
patent: 6236587 (2001-05-01), Gudesen et al.
patent: 6261956 (2001-07-01), Shields
patent: 6483740 (2002-11-01), Spitzer et al.
patent: 2002/0131289 (2002-09-01), Thompson et al.
K. Shelfer et al., Smart Card Evolution, Communications of the ACM, Jul. 2002, pp. 83-88.
A. Leung, Smart Cards Seem A Sure Bet. InfoWorld.com [online] (Mar. 8, 1999) [retrieved on Aug. 13, 2002]. Retrieved from Internet <www.InfoWorld.com/cgi-bin/display/spotlight.htm.
Oki Electric Industry Co. Ltd.
Thompson A. M.
Volentine Francos & Whitt PLLC
LandOfFree
Smart card and circuitry layout thereof for reducing cross-talk does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Smart card and circuitry layout thereof for reducing cross-talk, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smart card and circuitry layout thereof for reducing cross-talk will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3495580