Electrical computers and digital processing systems: support – Computer power control – Power conservation
Patent
1998-03-13
2000-05-16
Sheikh, Ayaz R.
Electrical computers and digital processing systems: support
Computer power control
Power conservation
710 2, 710101, 710260, 710266, 713300, 713322, 713323, 713324, 713400, 713500, G06F 100
Patent
active
060651229
ABSTRACT:
A computer system includes bridge logic that couples peripheral devices to a CPU and main memory and includes power management logic and a programmable interrupt controller. The power management logic includes control logic, a stop clock register, an alternate stop clock register, and a wakeup event register. The operating system initiates a transition to a lower power mode of operation by issuing an IDLE call to the BIOS which responds by configuring a modulation value of 15 into the alternate stop clock register. With a modulation value of 15, the SLEEPREQ signal is continuously asserted disabling the CPU's internal clock. When a subsequent wakeup event occur, an enable bit in the alternate stop clock register is cleared, disabling modulation and deasserting SLEEPREQ. In response to the wakeup event, the amount of SLEEPEQ modulation is changed. Preferably the modulation value is changed to 14 so that SLEEPREQ is asserted for 14 out of every 15 cycles of a 32 KHz clock. The wakeup event register is configured to disable the system timer from being again causing a wakeup event. If a subsequent wakeup event is then detected, either the enable bit in the alternate stop clock register is cleared to disable SLEEPREQ modulation or the modulation value is programmed to a value of 0. If the enable bit is cleared, SLEEPREQ modulation is determined by the modulation value in a secondary stop clock register.
REFERENCES:
patent: 5203003 (1993-04-01), Donner
patent: 5241680 (1993-08-01), Cole et al.
patent: 5404544 (1995-04-01), Crayford
patent: 5546568 (1996-08-01), Bland et al.
patent: 5553276 (1996-09-01), Dean
patent: 5625807 (1997-04-01), Lee et al.
patent: 5692197 (1997-11-01), Narad et al.
patent: 5748911 (1998-05-01), Maguire et al.
patent: 5754798 (1998-05-01), Uehara et al.
patent: 5761517 (1998-06-01), Durhan et al.
patent: 5774704 (1998-06-01), Williams
patent: 5796992 (1998-08-01), Reif et al.
patent: 5826092 (1998-10-01), Flannery
patent: 5878251 (1999-03-01), Hagiwara et al.
patent: 5894577 (1999-04-01), MacDonald et al.
patent: 5900757 (1999-05-01), Aggarwal et al.
patent: 5907685 (1999-05-01), Douceur
patent: 5996084 (1999-11-01), Vaughn
Deschepper Todd J.
Khederzadeh Kamran
Wunderlich Russ
Compaq Computer Corporation
Harris Jonathan M.
Heim Michael F.
Jean Frantz Blanchard
Sheikh Ayaz R.
LandOfFree
Smart battery power management in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Smart battery power management in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Smart battery power management in a computer system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-269068