Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-06-12
1999-02-23
Everhart, Caridad
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438639, 438673, 438666, H01L 2144
Patent
active
058743596
ABSTRACT:
A method for fabricating very narrow contacts on semiconductor substrate for increasing the packing density of devices on Ultra Large Scale Integration (ULSI) circuits was achieved. The method involves using conventional photolithographic techniques and anisotropic plasma etching to etch openings in a conducting layer and partially etch into an underlying planar insulating layer that covers and isolates the devices and device contact areas. Another conformal conducting layer is deposited on the substrate and in the openings and then etched back to form sidewall spacers in the openings. Using the original conducting layer and the sidewall spacers as an etch mask, the planar insulating layer is anisotropically etched within the sidewall spacers to form very narrow (small) contact opening to the desired device contact areas. Still another conducting layer is then deposited to fill the very narrow contact openings making electrical contact to the device contact areas, and then the conducting layers are patterned to form the next level of connecting metallurgy.
REFERENCES:
patent: 5084416 (1992-01-01), Ozaki et al.
patent: 5279989 (1994-01-01), Kim
patent: 5279990 (1994-01-01), Sun et al.
patent: 5288655 (1994-02-01), Higasitani et al.
patent: 5294296 (1994-03-01), Yoon et al.
patent: 5350706 (1994-09-01), McElroy et al.
patent: 5358903 (1994-10-01), Kim
patent: 5368682 (1994-11-01), Park
patent: 5464787 (1995-11-01), Ryou
patent: 5719089 (1998-02-01), Cherng et al.
Cherng Meng-Jaw
Ho Jau-Hwang
Liaw Ing-Ruey
Ackerman Stephen B.
Everhart Caridad
Industrial Technology Research Institute
Saile George O.
LandOfFree
Small contacts for ultra large scale integration semiconductor d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Small contacts for ultra large scale integration semiconductor d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Small contacts for ultra large scale integration semiconductor d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-306570