Slip buffer for synchronizing data transfer between two devices

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375371, 375363, 370504, 370528, 3642391, 36423951, H04L 700, H04L 704, H04L 706

Patent

active

055838944

ABSTRACT:
A slip buffer includes a first-in-first-out memory, an input address generating means, an output address generating means, and a slip buffer control logic. The input address generating means generates addresses into which data is read into the first-in-first-out memory. The output address generating means generates addresses from which data is read from the first-in-first-out memory. The slip buffer control logic includes a first latch, a second latch and a slip address generation means. A first boundary address of a first frame boundary is stored in the first latch. The first latch includes a first validity bit which indicates whether the first boundary address is valid, A second boundary address of a second frame boundary is stored in the second latch. The second latch includes a second validity bit which indicates whether the second boundary address is valid. The slip address generation means loads a first new output address into the output address generating means when a current input address in the input address generating means is about to overtake a current output address in the output address generating means. The first new output address is a full frame ahead of the current output address in the output address generating means. The slip address generation means also loads a second new output address into the output address generating means when the current output address is about to overtake the current input address. The second new output address is a full frame behind the current output address in the output address generating means.

REFERENCES:
patent: 4171538 (1979-10-01), Sheller
patent: 4878219 (1989-10-01), Kaufman et al.
patent: 4941156 (1990-07-01), Stern et al.
patent: 4945548 (1990-07-01), Iannarone
patent: 5119406 (1992-06-01), Kramer
patent: 5297145 (1994-03-01), Havermans
patent: 5311511 (1994-05-01), Reilly et al.
patent: 5323426 (1994-06-01), James et al.
patent: 5359605 (1994-10-01), Urbansky et al.
patent: 5459782 (1995-10-01), Volejnik
Product Preview DS2143/DS2143Q, Dallas Semiconductor, E1 Controller (Undated datasheet representing a preliminary engineering design).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Slip buffer for synchronizing data transfer between two devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Slip buffer for synchronizing data transfer between two devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slip buffer for synchronizing data transfer between two devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-430334

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.