Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1998-03-24
2000-02-01
Santamauro, Jon
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 37, 326 82, 326 16, H03K 19177
Patent
active
060207574
ABSTRACT:
A system including a programmable logic device (PLD) mounted on a populated printed circuit board, and a configuration processor. The PLD includes a plurality of input/output blocks (IOBs), each having an input buffer and an output buffer. Each output buffer is coupled to an associated adjustable slew rate control circuit and to an adjustable delay line of the PLD. The configuration processor controls each of the slew rate control circuits to provide a first slew rate. The configuration processor also controls the output buffers to be coupled to the adjustable delay line. The configuration processor then controls the adjustable delay line to generate a first test pulse, which is applied to each of the output buffers. Depending on the impedances of the printed circuit board, the first test pulse transmitted from a particular output buffer may be reflected. Reflected test pulses return to the associated input buffers and are recorded. The configuration processor determines which IOBs received reflected test pulses, and which have not. The configuration processor adjusts the slew rate in the IOBs receiving a reflected test pulse, and repeats the test until there are no reflected test pulses.
REFERENCES:
patent: 5017813 (1991-05-01), Galbraith et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5331220 (1994-07-01), Pierce et al.
patent: 5644496 (1997-07-01), Agrawal et al.
"The Programmable Logic Data Book", 1996, pp. 4-5 to 4-96, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
IEEE Computer Society, "IEEE Standard Test Access Port and Boundary-Scan Architecture" IEEE Std 1149.1-1990, Copyright 1993 by the Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street, New York, NY 10017.
Hoffman E. Eric
Santamauro Jon
Xilinx , Inc.
Young Edel M.
LandOfFree
Slew rate selection circuit for a programmable device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Slew rate selection circuit for a programmable device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Slew rate selection circuit for a programmable device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-940503