Skipping clock interrupts during system inactivity to reduce pow

Details Skipping clock interrupts during system inactivity to reduce pow Skipping clock interrupts during system inactivity to reduce pow

1996-11-01

1999-07-20

Sheikh, Ayaz R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

39575006, 39575004, 326 98, G06F 1300

Patent

active

059266406

ABSTRACT:
A method for reducing power consumption in a computer system is provided wherein the computer system includes a system bus interface connected by a signal line to a power supply and/or clock circuitry for the central processing unit, each having the capability to change the characteristic of its output responsive to the signal line for placing the central processing unit in a low-power consuming state. The system bus interface chip further including a storage location and counter for storing the type and quantity of interrupt assertions during the period of time when the central processing unit is in the low power consuming state.
The system software determines the desired period of time to put the central processing unit into the low-power consuming state and does not return it to normal power consuming state until the time period has expired, a non interval clock interrupt is asserted, or another critical event occurs that needs immediate CPU attention.
When one of these conditions arises, the signal line changes polarity, the power supply and/or clock circuitry returns normal operating levels to the CPU, and the system bus interface presents all interrupts that asserted while the CPU was in the low-power consuming state to the CPU so it can continue normal operation.

REFERENCES:
patent: 4821229 (1989-04-01), Jauregui
patent: 5452401 (1995-09-01), Lin
patent: 5452434 (1995-09-01), MacDonald
patent: 5457790 (1995-10-01), Iwamura et al.
patent: 5530879 (1996-06-01), Crump et al.
patent: 5666537 (1997-09-01), Debnath et al.
patent: 5689715 (1997-11-01), Crump et al.

Affiliated with

Also associated with

Rating

Skipping clock interrupts during system inactivity to reduce pow does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Skipping clock interrupts during system inactivity to reduce pow, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Skipping clock interrupts during system inactivity to reduce pow will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1330339