Skip counter for system timer

Details Skip counter for system timer Skip counter for system timer

2005-03-23

2008-12-02

Patel, Nitin C (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Reexamination Certificate

active

07461283

ABSTRACT:
A skip counter timing device employing a typical hardware system timer, a skip counter with a skip count register, a signal gate and a hardware system tick counter as a single sleep mode enhancing skip counter. In an exemplary embodiment, said skip counter is operatively interconnected to a legacy operating system, with said operating system being configured for said interconnection. Use of said skip counter provides the benefits of: 1) allowing CPU shutdown during device sleep modes while 2) eliminating the need for the CPU to perform fractional mathematical calculations in recalculating accurate timer settings upon factional time-slice timer interrupt firings at CPU restarts and thus 3) avoiding overloading CPU resources at said restarts and 4) eliminating incremental and cumulative inaccuracies associated with recalculating timer settings in dynamic timer-managed systems.

REFERENCES:
patent: 6543000 (2003-04-01), Wright
patent: 6965763 (2005-11-01), Bussan et al.
patent: 7337347 (2008-02-01), Kubo et al.
patent: 2003/0046597 (2003-03-01), Shinkawa

Affiliated with

Also associated with

Rating

Skip counter for system timer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Skip counter for system timer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Skip counter for system timer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4025261