Static information storage and retrieval – Addressing – Multiple port access
Patent
1990-02-28
1991-06-11
Fears, Terrell W.
Static information storage and retrieval
Addressing
Multiple port access
365154, 36518901, G11C 1300
Patent
active
050238442
ABSTRACT:
A random access memory cell in a register file having multiple independent read ports and multiple independent write ports that support parallel instruction execution. The RAM cell consumes low power and conforms to a tight layout pitch to meet the needs of the random access memory. A single column line is used, with the storage latch device (M 11, M 12) increased in size to provide for the noise margin loss with reference to the prior art two-column design. A single n-device (M 1) is attached to the opposite side of the cell latch (M 11, M 12) to clear the cell prior to writing zeros into the cell. The registers that are to be written are first cleared in the PH2 of the first clock cycle, with the data written in PH1 of the second clock cycle which writes the ones. The zero bits are also written at this time, but they find a cell that already is in the zero state, having been cleared in PH2 of the first clock cycle.
REFERENCES:
patent: 4819209 (1989-04-01), Takemae et al.
Arnold James M.
Hinton Glenn J.
Smith Frank S.
Fears Terrell W.
Intel Corporation
Lamb Owen L.
LandOfFree
Six-way access ported RAM array cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Six-way access ported RAM array cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Six-way access ported RAM array cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-788979