Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-12-28
2003-07-08
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C257S786000, C257S690000, C257S778000
Reexamination Certificate
active
06591410
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to methods for bump and trace layout for an integrated circuit die. More specifically, but without limitation thereto, the present invention relates to a bump and trace layout for increasing the ratio of signal-to-power connections for a flip chip integrated circuit.
In flip chip packaging technology, the I/O pads, also referred to as “bumps”, make electrical contact with pads on a package when the die is turned contact side down, or flipped, and attached to the top surface of the package. A goal of flip chip packaging is to increase the number of I/O devices that can be accommodated on a flip chip using the same minimum I/O pad spacing, or bump pitch. A need therefore exists for a way to accommodate more I/O pads with the same minimum bump pitch.
SUMMARY OF THE INVENTION
The present invention advantageously addresses the needs above as well as other needs by providing a six-to-one signal-to-power ratio bump and trace layout for a flip chip.
In one embodiment, the invention may be characterized as a method that includes the step of replicating a routing tile having a first column of I/O pads and a second column of I/O pads wherein the first column is offset from the second column so that the I/O pads of the first column are interleaved between the I/O pads of the second column.
In another embodiment, the invention may be characterized as an integrated circuit die that includes a routing tile having a first column of I/O pads and a second column of I/O pads wherein the first column is offset from the second column so that the I/O pads of the first column are interleaved between the I/O pads of the second column.
The features and advantages summarized above in addition to other aspects of the present invention will become more apparent from the description, presented in conjunction with the following drawings.
REFERENCES:
patent: 5818114 (1998-10-01), Pendse et al.
patent: 6214638 (2001-04-01), Banerjee
patent: 6225143 (2001-05-01), Rao et al.
patent: 6246112 (2001-06-01), Ball et al.
patent: 6291898 (2001-09-01), Yeh et al.
patent: 6342406 (2002-01-01), Glenn et al.
patent: 6446250 (2002-09-01), Becker
patent: 6457157 (2002-09-01), Singh et al.
Ali Anwar
Liang Mike Teh-An
Yi Bing
Fitch Even Tabin & Flannery
LSI Logic Corporation
Siek Vuthe
LandOfFree
Six-to-one signal/power ratio bump and trace pattern for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Six-to-one signal/power ratio bump and trace pattern for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Six-to-one signal/power ratio bump and trace pattern for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3089048