Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Patent
1995-05-25
1996-08-27
Westin, Edward P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
326 93, 327142, 327206, H03K 19096, H03K 1900
Patent
active
055504906
ABSTRACT:
A forward single-rail self-resetting reset circuit is utilized to reset a logic circuit to a selected state subsequent to each iteration of a logical operation on inputted data into the logic circuit. The reset circuit receives at least one of the data inputs and its complement signal so that the reset signal produced by the reset circuit is activated regardless of the voltage level of the data input signals.
REFERENCES:
patent: 3859513 (1975-01-01), Chuang et al.
patent: 4451745 (1984-05-01), Itoh et al.
patent: 4488066 (1984-12-01), Shoji
patent: 4506168 (1985-03-01), Uya
patent: 4563598 (1986-01-01), Oritani
patent: 4687955 (1987-08-01), Koinuma
patent: 4748348 (1988-05-01), Thong
patent: 4893033 (1990-01-01), Itano et al.
patent: 4904884 (1990-02-01), O'Shaughnessy et al.
patent: 5010259 (1991-04-01), Inoue et al.
patent: 5134316 (1992-07-01), Ta
patent: 5334883 (1994-08-01), Rosenthal
"Analysis and Design Of Digital Integrated Circuits", Hodges et al, McGraw-Hill, 1983, p. 326.
Durham Christopher M.
Kodali Visweswara R.
Shah Salim A.
International Business Machines - Corporation
Kordzik Kelly K.
McBurney Mark E.
Roseen Richard
Westin Edward P.
LandOfFree
Single-rail self-resetting logic circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single-rail self-resetting logic circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-rail self-resetting logic circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1058421