Single port dual RAM

Details Single port dual RAM Single port dual RAM

1990-01-02

1991-06-18

Fears, Terrell W.

Static information storage and retrieval

Addressing

Multiple port access

365228, 36518904, G11C 1300

Patent

active

050254219

ABSTRACT:
A single port dual RAM comprising, on a single chip, at least one storage array including a plurality of hierarchical bit lines which serve as the interconnecting path between dynamic type storage elements for main memory and static type storage elements for cache memory. Each of said storage array(s) includes an input/output port for selective access to the storage array. Each hierarchical bit line includes a DRAM bit line, a SRAM bit line and interface means for electrically interconnecting the DRAM bit line to the SRAM bit line or isolating the DRAM bit line from the SRAM bit line. A SPDRAM chip which shares typical DRAM peripheral circuitry may be employed in a distributed on-chip cache to enlarge the data transfer width in a simple structure.

REFERENCES:
patent: 4584663 (1986-04-01), Tanikawa

Affiliated with

Also associated with

Rating

Single port dual RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single port dual RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single port dual RAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-149653