Single poly EE cell with separate read/write paths and reduced p

Details Single poly EE cell with separate read/write paths and reduced p Single poly EE cell with separate read/write paths and reduced p

1991-10-15

1994-07-19

LaRoche, Eugene R.

Static information storage and retrieval

Systems using particular element

Semiconductive

365185, 365187, 365188, 257239, 257314, 257315, G11C 1140

Patent

active

053315901

ABSTRACT:
A single poly EE cell and an array using said cell, with the array being provided electrical connections such that the select gate for the read select transistor and the select gate for the write select transistor may be separately controlled. In the array, first level metal is utilized for connection to the gates of the read and write select transistors and second level metal is utilized for connection to the product term connections of the cell.

REFERENCES:
patent: 4663740 (1987-05-01), Ebel
patent: 4695979 (1987-09-01), Tunell et al.
patent: 4870615 (1989-09-01), Maruyama et al.
patent: 4912534 (1990-03-01), Tanaka et al.
patent: 4935648 (1990-06-01), Radjy et al.
patent: 4982377 (1991-01-01), Iwasa

Affiliated with

Also associated with

Rating

Single poly EE cell with separate read/write paths and reduced p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single poly EE cell with separate read/write paths and reduced p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single poly EE cell with separate read/write paths and reduced p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-525611