Electronic digital logic circuitry – Reliability – Redundant
Reexamination Certificate
2011-08-02
2011-08-02
Ismail, Shawki S (Department: 2819)
Electronic digital logic circuitry
Reliability
Redundant
C326S014000
Reexamination Certificate
active
07990173
ABSTRACT:
A circuit for handling single event upsets includes a plurality of digital clock manager circuits. A plurality of counters are respectively coupled by their inputs to the outputs of the digital clock managers and a reset controller is coupled to the outputs of the counters. The reset controller is configured to determine an expected value of the counters. In response to an output value of one of the counters being less than the expected value, the reset controller triggers a reset of the digital clock manager coupled to the input of the one of the counters. In response to an output value of one of the counters being greater than or equal to the expected value, the reset controller continues operation without triggering a reset of a digital clock manager.
REFERENCES:
patent: 6624654 (2003-09-01), Trimberger
patent: 7036059 (2006-04-01), Carmichael et al.
patent: 7310759 (2007-12-01), Carmichael et al.
patent: 7383479 (2008-06-01), Carmichael et al.
patent: 7406673 (2008-07-01), Patterson et al.
patent: 7512871 (2009-03-01), Carmichael et al.
patent: 7620883 (2009-11-01), Carmichael et al.
patent: 2007/0176627 (2007-08-01), Ng et al.
Gusmao De Lima Kastensmidt, Fernanda et al., “Designing Fault-Tolerant Techniques for SRAM-Based FPGAs,”IEEE Design&Test of Computers, Nov. 2004, pp. 552-562, vol. 21, Issue 6, IEEE Computer Society Press, Los Alamitos, California, USA.
Lima, Fernanda et al., “Designing Fault Tolerant Systems into SRAM-based FPGAs,”Proc. of the 40thDesign Automation Conference(DAC'03), Jun. 2, 2003, pp. 650-655, ACM, New York, New York, USA.
Carmichael Carl H.
Tseng Chen W.
Cartier Lois D.
Ismail Shawki S
Maunu LeRoy D.
Tran Thienvu V
Xilinx , Inc.
LandOfFree
Single event upset mitigation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single event upset mitigation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single event upset mitigation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747872