Single engine turbo decoder with single frame size buffer...

Details Single engine turbo decoder with single frame size buffer... Single engine turbo decoder with single frame size buffer...

2003-12-05

2008-03-04

Lamarre, Guy J. (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S762000, C714S786000, C714S788000, C711S157000, C355S117000

Reexamination Certificate

active

07340664

ABSTRACT:
A method and apparatus for decoding and de-interleaving a received encoded and interleaved signal, the method employing and the apparatus including a single decoder coupled to a common buffer, the common buffer size equal to a frame of the received signal and the method further employing, and the apparatus further including, an address controller that causes data to be de-interleaved when read from the buffer and data to be interleaved when written to the buffer.

REFERENCES:
patent: 5063533 (1991-11-01), Erhart et al.
patent: 5446747 (1995-08-01), Berrou
patent: 6144604 (2000-11-01), Haller et al.
patent: 6516437 (2003-02-01), Van Stralen et al.
Claude Berrou, “Near Optimum Error Correcting Coding and Decoding: Turbo-Codes”, IEEE Transactions on Communications, vol. 44, No. 10, published Oct. 1996, pp. 1261-1271.

Affiliated with

Also associated with

Rating

Single engine turbo decoder with single frame size buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single engine turbo decoder with single frame size buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single engine turbo decoder with single frame size buffer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3961347