Single ended read scheme with global bitline of multi-port regis

Details Single ended read scheme with global bitline of multi-port regis Single ended read scheme with global bitline of multi-port regis

1998-12-23

2000-01-11

Nelms, David

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

36523005, G11C 700

Patent

active

06014338&

ABSTRACT:
A read system for a multi-ported register file includes a segmented bit line coupled to a global bit line. Each local bit line segment is coupled to a sub-set of the register files in a column to reduce device load and interconnect wire load. The local bit line segments are each coupled to the global bit line by a local sense amplifier. Both the local bit line segments and global bit line are precharged prior to sensing a bit so that the local sense amplifiers do not require output pull-up transistors.

REFERENCES:
patent: 5570319 (1996-10-01), Santoro et al.

Affiliated with

Also associated with

Rating

Single ended read scheme with global bitline of multi-port regis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single ended read scheme with global bitline of multi-port regis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single ended read scheme with global bitline of multi-port regis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1467369