Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
Reexamination Certificate
2006-02-23
2008-01-29
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Flip-flop used for sensing
C365S204000, C365S207000, C365S189090, C365S149000, C365S203000
Reexamination Certificate
active
07324394
ABSTRACT:
A sensing circuit including a sense amplifier to resolve a data signal generated by a memory cell is disclosed herein. The sensing circuit includes a bit line to receive the data signal, a first pre-charge device coupled to the bit line and configured to pre-charge the bit line, a device for providing a bias coupled to the bit line and configured to provide a bias to the bit line, and a reference node configured to be at least one pre-determined level. In one embodiment the pre-determined level is equal to a low potential such as ground and in another embodiment equal to a high potential such as VDD. One or more switching devices allows for the activation or deactivation of the pre-charge device allowing to pre-charge the bit line to a certain potential and the sensing circuit quickly and accurately determines whether a logical state of ‘1’ or ‘0’ is being applied to the bit line.
REFERENCES:
patent: 5258958 (1993-11-01), Iwahashi et al.
patent: 5266013 (1993-11-01), Aubert et al.
patent: 5390147 (1995-02-01), Smarandoiu et al.
patent: 5544097 (1996-08-01), McClure et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5572465 (1996-11-01), Bashir
patent: 5654918 (1997-08-01), Hammick
patent: 5668765 (1997-09-01), Ang
patent: 5774411 (1998-06-01), Hsieh et al.
patent: 5953249 (1999-09-01), van der Wagt
patent: 6021068 (2000-02-01), Miki et al.
patent: 6021072 (2000-02-01), Takeda et al.
patent: 6049494 (2000-04-01), Sakui et al.
patent: 6088277 (2000-07-01), Kim et al.
patent: 6094394 (2000-07-01), La Rosa
patent: 6128225 (2000-10-01), Campardo et al.
patent: 6191978 (2001-02-01), Watanabe et al.
patent: 6229734 (2001-05-01), Watanabe
patent: 6307807 (2001-10-01), Sakui et al.
patent: 6320790 (2001-11-01), Micheloni
patent: 6330188 (2001-12-01), Pascucci
patent: 6337825 (2002-01-01), Tanzawa et al.
patent: 6362661 (2002-03-01), Park
patent: 6480419 (2002-11-01), Lee
patent: 6522594 (2003-02-01), Scheuerlein
patent: 6611452 (2003-08-01), Han
patent: 6625057 (2003-09-01), Iwata
patent: 6744672 (2004-06-01), Ohtani et al.
patent: 6903987 (2005-06-01), Yoon et al.
patent: 7006398 (2006-02-01), Yoon et al.
patent: 7242607 (2007-07-01), Kim
patent: 2002/0089024 (2002-07-01), Iwata
patent: 2002/0163838 (2002-11-01), Guterman et al.
patent: 2003/0021154 (2003-01-01), Lee
patent: 2004/0001363 (2004-01-01), King
patent: 408096597 (1996-04-01), None
patent: 410209304 (1998-08-01), None
Han Jin-Man
Jung Seong-Ook
Yoon Sei-Seung
Nguyen Viet Q.
T-RAM Semiconductor, Inc.
LandOfFree
Single data line sensing scheme for TCCT-based memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single data line sensing scheme for TCCT-based memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single data line sensing scheme for TCCT-based memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3964839