Single-chip memory system having a multiple bit line structure f

Details Single-chip memory system having a multiple bit line structure f Single-chip memory system having a multiple bit line structure f

1997-02-26

1998-07-21

Le, Vu A.

Static information storage and retrieval

Read/write circuit

Differential sensing

365205, 327 56, G11C 700

Patent

active

057843244

ABSTRACT:
To make a memory system smaller, a memory system includes a plurality of memory cell arrays including a plurality of pairs of bit lines, a plurality of first data amplifiers for amplifying data of corresponding pairs of bit lines, a reference voltage circuit for outputting a reference voltage level, and a plurality of second amplifiers for receiving an output of the corresponding first data amplifier and the reference voltage level, for judging which voltage level is higher between the output of the corresponding first data amplifier and the reference voltage level, and for amplifying the voltage level being higher.

REFERENCES:
patent: 5483489 (1996-01-01), McClure
patent: 5526314 (1996-06-01), Kumar

Affiliated with

Also associated with

Rating

Single-chip memory system having a multiple bit line structure f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-chip memory system having a multiple bit line structure f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip memory system having a multiple bit line structure f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1653577