Electrical computers and digital processing systems: memory – Address formation – Incrementing – decrementing – or shifting circuitry
Patent
1997-08-29
1999-11-23
Gossage, Glenn
Electrical computers and digital processing systems: memory
Address formation
Incrementing, decrementing, or shifting circuitry
711211, 711220, 708708, 708710, G06F 1200, G06F 742, G11C 800
Patent
active
059918632
ABSTRACT:
A microprocessor (10) and system implementing the same is disclosed, in which stack-based register address calculation is performed in a single add cycle for instructions involving a PUSH operation. The microprocessor (10) includes a floating-point unit (FPU) (31) having a register stack (52.sub.ST) and a stack pointer (FSP), for executing floating-point instructions containing relative register addresses (REG) based upon the contents (TOP) of the stack pointer (FSP). The instructions may involve PUSH operations, in which an operand is added to the stack of operands in the register stack (52.sub.ST). Register addressing circuitry (125, 125') includes an adder (122; 122') for generating the sum of the contents (TOP) of the stack pointer (FSP) and the relative register address (REG) of the instruction, and an adder/decrementer (120) for generating the sum of the contents (TOP) of the stack pointer (FSP) and the relative register address (REG) of the instruction minus one, to account for the PUSH. The adder (122; 122') and adder/decrementer (120) have their outputs coupled to a multiplexer (124) which is controlled according to whether or not the current instruction involves a PUSH operation. For the case where the contents (TOP) of the stack pointer (FSP) and the relative register address (REG), as well as the raw calculated register address, are each three-bit binary values, the adder/decrementer (120) may be constructed to perform the addition and subtraction of one with a single carry/borrow propagate add.
REFERENCES:
patent: 4974188 (1990-11-01), Dolecek
patent: 5257218 (1993-10-01), Poon
patent: 5351207 (1994-09-01), Girard et al.
patent: 5583806 (1996-12-01), Widigen et al.
patent: 5724540 (1998-03-01), Kametani
patent: 5765218 (1998-06-01), Ozawa et al.
Bui Duc Q.
Dao Tuan Q.
Sarma Debjit Das
Donaldson Richard L.
Gossage Glenn
Lake Rebecca Mapstone
Texas Instruments Incorporated
LandOfFree
Single carry/borrow propagate adder/decrementer for generating r does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single carry/borrow propagate adder/decrementer for generating r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single carry/borrow propagate adder/decrementer for generating r will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235253