Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2011-01-25
2011-01-25
Campos, Yaima (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S103000, C711S115000, C711S117000, C711S122000, C711S127000, C711S129000, C711S140000, C711S167000, C711S168000, C365S189050, C365S230030
Reexamination Certificate
active
07877566
ABSTRACT:
A read command protocol and a method of accessing a nonvolatile memory device having an internal cache memory. A memory device configured to accept a first and second read command, outputting a first requested data while simultaneously reading a second requested data. In addition, the memory device may be configured to send or receive a confirmation indicator.
REFERENCES:
patent: 5297148 (1994-03-01), Harari et al.
patent: 5488711 (1996-01-01), Hewitt et al.
patent: 5502835 (1996-03-01), Le et al.
patent: 5592435 (1997-01-01), Mills et al.
patent: 5781925 (1998-07-01), Larson et al.
patent: 5784705 (1998-07-01), Leung
patent: 6263398 (2001-07-01), Taylor et al.
patent: 6374337 (2002-04-01), Estakhri
patent: 6415362 (2002-07-01), Hardage et al.
patent: 6628563 (2003-09-01), Hsu et al.
patent: 6754779 (2004-06-01), Magro
patent: 7073016 (2006-07-01), Zitlaw
patent: 2003/0033471 (2003-02-01), Lin et al.
patent: 2003/0204675 (2003-10-01), Dover et al.
patent: 2003/0206456 (2003-11-01), Hsu et al.
patent: 2004/0003174 (2004-01-01), Yamazaki
patent: 2004/0057316 (2004-03-01), Kozakai et al.
patent: 2005/0050231 (2005-03-01), Williams
patent: 2006/0140043 (2006-06-01), Roohparvar et al.
patent: WO-2006081057 (2006-08-01), None
Website printout: Wireless Systems Design: The Tool for Architecting the Unwired World, “Memory Motivates Cell-Phone Growth”, Apr. 2004, 8 pages.
“International Application Serial No. PCT/US2006/000564, Search Report mailed Sep. 25, 2007”, 1 pg.
“International Application Serial No. PCT/US06/00564, International Preliminary Report on Patentability mailed Jun. 18, 2008”, 7 pgs.
“International Application Serial No. PCT/US06/00564, Written Opinion mailed Sep. 27, 2007”, 4 pgs.
Atmel Corporation
Campos Yaima
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Simultaneous pipelined read with multiple level cache for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simultaneous pipelined read with multiple level cache for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneous pipelined read with multiple level cache for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2730403