Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-01-24
2010-06-08
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000
Reexamination Certificate
active
07735034
ABSTRACT:
There is disclosed a simulation model and method for designing a semiconductor device being used for a simulation apparatus for designing a semiconductor device that includes using assuming units as to carrier transient density and current flow of electrodes along with a non-quasi-static model describing unit of the simulation apparatus. A simulation apparatus and computer readable medium with a simulation program for executing the method are also included.
REFERENCES:
patent: 5467291 (1995-11-01), Fan et al.
patent: 5652716 (1997-07-01), Battersby
patent: 6472233 (2002-10-01), Ahmed et al.
patent: 6490706 (2002-12-01), Mattisson
patent: 6526556 (2003-02-01), Stoica et al.
patent: 6553340 (2003-04-01), Kumashiro
patent: 6711723 (2004-03-01), Tsai et al.
patent: 6720768 (2004-04-01), Crozier et al.
patent: 6877043 (2005-04-01), Mallory et al.
patent: 6884333 (2005-04-01), Landau
patent: 2003/0170898 (2003-09-01), Gundersen et al.
Noriaki Nakayama, et al. “A Self-Consistent Non-Quasi-Static MOSFET Model for Circuit Simulation Based on Transient Carrier Response,” Jpn. J. Appl. Phys. vol. 42 Part 1, No. 4B, Apr. 2003, pp. 2132-2136.
“A MOSFET Model for Circuit Simulation Based on Carrier-Transit Delay,” Noriaki Nakayama, Prepared in Jun. 2003, Presented at the Public Hearing on Dissertations of the Graduate School of Advanced Sciences of Matter, Hiroshima University, Jul. 25, 2003.
Wu et al., “Non-quasi-static models including all injection levels and DC, AC, and transient emitter crowding in bipolar transistors,” Jan. 1991, Electron Devices, IEEE Transactions on, vol. 38, Issue 1, pp. 167-177.
Choi et al., “A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm” Jul. 1994, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 13, Issue 7, pp. 899-908.
Enz, “An MOS Transistor model for RF IC design valid in all regions of operation,” Jan. 2002, Microwave Theory and Techniques, IEEE Transactions on, vol. 50, Issue 1, Part 2, pp. 342-359.
Chai et al., “Comparison of quasi-static and non-quasi-static capacitance models for the four-terminal MOSFET,” Sep. 1987, Electron Device Letters, IEEE, vol. 8, Issue 9, pp. 377-379.
Soo-Young Oh, et al. “Transient Analysis of MOS Transistors”, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, Aug. 1980, pp. 636-643.
Miura Mitiko
Nakayama Noriaki
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Rossoshek Helen
Semiconductor Technology Academic Research Center
LandOfFree
Simulation model for a semiconductor device describing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulation model for a semiconductor device describing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation model for a semiconductor device describing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4181143