Simulated error injection system in target device for...

Details Simulated error injection system in target device for... Simulated error injection system in target device for...

2008-07-29

2008-07-29

Baderman, Scott (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S041000, C714S049000, C714S054000, C714S703000

Reexamination Certificate

active

10823225

ABSTRACT:
A method and device are provided that use a sequencer in the device to control interactions on an interface bus. The sequencer is programmed to interrupt a co-processor before execution of a command. Based on the interrupt signal and a stored error mode page, a false error condition is initiated by further programming the sequencer to operate abnormally. After recovery from the error condition, the sequencer is reprogrammed to operate normally.

REFERENCES:
patent: 4759019 (1988-07-01), Bentley et al.
patent: 4914657 (1990-04-01), Walter et al.
patent: 4999837 (1991-03-01), Reynolds et al.
patent: 5012465 (1991-04-01), Helou et al.
patent: 5138617 (1992-08-01), Edwards
patent: 5210758 (1993-05-01), Gomez
patent: 5363379 (1994-11-01), Eckenrode et al.
patent: 5414713 (1995-05-01), Waschura et al.
patent: 5428624 (1995-06-01), Blair et al.
patent: 5574855 (1996-11-01), Rosich et al.
patent: 5671352 (1997-09-01), Subrahmaniam et al.
patent: 5796938 (1998-08-01), Emberty et al.
patent: 5872910 (1999-02-01), Kuslak
patent: 5938779 (1999-08-01), Preston
patent: 6134676 (2000-10-01), VanHuben
patent: 6182248 (2001-01-01), Armstrong et al.
patent: 6304984 (2001-10-01), Neal
patent: 6327676 (2001-12-01), Abramov et al.
patent: 6336088 (2002-01-01), Bauman et al.
patent: 6457147 (2002-09-01), Williams
patent: 6484274 (2002-11-01), Lee
patent: 6484276 (2002-11-01), Singh et al.
patent: 6519718 (2003-02-01), Graham et al.
patent: 6535936 (2003-03-01), Young
patent: 6539503 (2003-03-01), Walker
patent: 6546507 (2003-04-01), Coyle
patent: 6560720 (2003-05-01), Chirashnya et al.
patent: 6590929 (2003-07-01), Williams
patent: 6604211 (2003-08-01), Heiman
patent: 6609221 (2003-08-01), Coyle
patent: 6701460 (2004-03-01), Suwandi et al.
patent: 6718413 (2004-04-01), Wilson et al.
patent: 6751756 (2004-06-01), Hartnett et al.
patent: 6807581 (2004-10-01), Starr et al.
patent: 6886116 (2005-04-01), MacLellan et al.
patent: 6976189 (2005-12-01), Schoenthal et al.
patent: 6981173 (2005-12-01), Ferguson et al.
patent: 7020803 (2006-03-01), Wolin et al.
patent: 7065677 (2006-06-01), Hughes
patent: 7107490 (2006-09-01), Eisenhoffer et al.
patent: 7124205 (2006-10-01), Craft et al.
patent: 7343514 (2008-03-01), Yamato et al.
patent: 2002/0083262 (2002-06-01), Fukuzumi
patent: 2002/0095624 (2002-07-01), Cabezas et al.
patent: 2002/0138510 (2002-09-01), Tan
patent: 2003/0014580 (2003-01-01), Young
patent: 2003/0172321 (2003-09-01), Wolin et al.
patent: 2003/0179712 (2003-09-01), Kobayashi et al.
patent: 2003/0226062 (2003-12-01), Gender et al.
patent: 2004/0199718 (2004-10-01), Byers et al.
patent: 2004/0225932 (2004-11-01), Hoda et al.
patent: 2004/0267516 (2004-12-01), Jibbe et al.
patent: 62259104 (1987-11-01), None

Affiliated with

Also associated with

Rating

Simulated error injection system in target device for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulated error injection system in target device for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulated error injection system in target device for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3944138